# HOISOCC CIOS DOIO VICIO

# High-Speed CMOS Data Manual 1986

	DEFINITIONS			
Data Sheet Identification Product Status Definition		Definition		
Preliminary Specification Product Signetics reserves the right to make changes at any time without notice in order to improve description supply the best possible product.				
		This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.		
		This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.		

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Signetics registers eligible circuits under the Semiconductor Chip Protection Act.

© Copyright 1986 Signetics Corp.

All rights reserved.

# **Contents**

## **HCMOS Products**

SECTION 1-INTRO	DUCTION	
Introduction		1-3
Functional Index		1-4
SECTION 2-ORDER	RING INFORMATION	
	ation	2-3
· ·		2 0
SECTION 3-QUALIT	TY AND RELIABILITY	
Quality and Relia	ability	3-3
SECTION 4-RATING	SYSTEMS	
Rating Systems		4–3
SECTION 5-HC/HC	T/HCU USER'S GUIDE	
User's Guide		5-3
CECTION C FAMILY	CHARACTERISTICS	
Family Specificat	tion	6-3
Data Sheet Speci	ification Guide	6-14
	mbols	
CECTION 7 DEVICE	- DATA	
SECTION 7-DEVICE	Quad 2-Input NAND Gate	7.0
74HC/HCT00		
74HC/HCT02	Quad 2-Input NOR Gate	
74HC/HCT03	Quad 2-Input NAND Gate	
74HC/HCT04	Hex Inverter	
74HCU04	Hex Inverter	
74HC/HCT08	Quad 2-Input AND Gate	7-25
74HC/HCT10	Triple 3-Input NAND Gate	7-28
74HC/HCT11	Triple 3-Input AND Gate	
74HC/HCT14	Hex Inverting Schmitt Trigger	
74HC/HCT20	Dual 4-Input NAND Gate	
74110 (110704	Dual 4-Input AND Gate	
74HC/HCT21		
74HC/HCT27	Triple 3-Input NOR Gate	
74HC/HCT30	8-Input NAND Gate	
74HC/HCT32	Quad 2-Input OR Gate	
74HC/HCT42	BCD-to-Decimal Decoder (1-of-10)	7-56
74HC58	Dual AND-OR Gate	7-57
74HC/HCT73	Dual JK Flip-Flop with Reset	7-58
74HC/HCT74	Dual D-Type Flip-Flop with Set and Reset	
74HC/HCT75	Quad Bistable Transparent Latch	
74HC/HCT85	4-Bit Magnitude Comparator	
74HC/HCT86	Quad 2-Input Exclusive-OR Gate	7_70
74HC/HCT93	4-Bit Binary Ripple Counter.	
74HC/HCT107	Dual JK Flip-Flop with Reset	
74HC/HCT107 74HC/HCT109	Dual JK Flip-Flop with Reset	
74HC/HCT109 74HC/HCT112	Dual JK Flip-Flop with Set and Reset	

## Contents

SECTION 7-DEVICE	DATA (cont)	
74HC/HCT123	Dual Retriggerable Monostable Multivibrator with Reset	
74HC/HCT125	Quad Buffer/Line Driver	
74HC/HCT126	Quad Buffer/Line Driver	
74HC/HCT132	Quad 2-Input NAND Schmitt Trigger	7-121
74HC/HCT137	3-to-8 Line Decoder/Demultiplexer with Address Latches	7-126
	·	
74HC/HCT138	3-to-8 Line Decoder/Demultiplexer	7-127
74HC/HCT139	Dual 2-to-4 Line Decoder/Demultiplexer	7-132
74HC/HCT147	10-to-4 Line Priority Encoder	7-137
74HC/HCT151	8-Input Multiplexer	7-141
74HC/HCT153	Dual 4-Input Multiplexer	7-147
	·	
74HC/HCT154	4-to-16 Line Decoder/Demultiplexer	
74HC/HCT157	Quad 2-Input Multiplexer	
74HC/HCT158	Quad 2-Input Multiplexer	7-163
74HC/HCT160	Presettable Synchronous BCD Decade Counter	7-168
74HC/HCT161	Presettable Synchronous 4-Bit Binary Counter	7-176
	•	
74HC/HCT162	Presettable Synchronous BCD Decade Counter	
74HC/HCT163	Presettable Synchronous 4-Bit Binary Counter	
74HC/HCT164	8-Bit Serial-In/Parallel-Out Shift Register	7-194
74HC/HCT165	8-Bit Parallel-In/Serial-Out Shift Register	7-199
74HC/HCT166	8-Bit Parallel-In/Serial-Out Shift Register	
74HC/HCT173	Quad D-Type Flip-Flop	
74HC/HCT174	Hex D-Type Flip-Flop with Reset	
74HC/HCT175	Quad D-Type Flip-Flop with Reset	. 7-223
74HC/HCT181	4-Bit Arithmetic Logic Unit	. 7-228
74HC/HCT182	Look-Ahead Carry Ğenerator	. 7-230
	•	
74HC/HCT190	Presettable Synchronous BCD Decade Up/Down Counter	
74HC/HCT191	Presettable Synchronous 4-Bit Up/Down Counter	
74HC/HCT192	Presettable Synchronous BCD Decade Up/Down Counter	
74HC/HCT193	Presettable Synchronous 4-Bit Binary Up/Down Counter	. 7-263
74HC/HCT194	4-Bit Bidirectional Universal Shift Register	. 7-269
74HC/HCT195	4-Bit Parallel Access Shift Register	. 7-2/6
74HC/HCT221	Dual Non-Retriggerable Monostable Multivibrator with Reset	
74HC/HCT237	3-to-8 Decoder/Demultiplexer with Address Latches	
74HC/HCT238	3-to-8 Line Decoder/Demultiplexer	
74HC/HCT240	Octal Buffer/Line Driver	. 7-290
74110/1107044		7 005
74HC/HCT241	Octal Buffer/Line Driver	
74HC/HCT242	Quad Bus Transceiver	
74HC/HCT243	Quad Bus Transceiver	
74HC/HCT244	Octal Buffer/Line Driver	
74HC/HCT245	Octal Bus Transceiver	7-315
74110/1107054	O lama A Malkin Large	7 000
74HC/HCT251	8-Input Multiplexer	
74HC/HCT253B	Dual 4-Input Multiplexer	
74HC/HCT257	Quad 2-Input Multiplexer	
74HC/HCT258	Quad 2-Input Multiplexer	
74HC/HCT259	8-Bit Addressable Latch	7–338
741107066	Ouad 2 Input Evaluation NOR Gate	7 014
74HC7266	Quad 2-Input Exclusive-NOR Gate	
74HC/HCT273	Octal D-Type Flip-Flop with Reset	
74HC/HCT280	9-Bit Odd/Even Parity Generator/Checker	
74HC/HCT283	4-Bit Full Adder with Fast Carry	
74HC/HCT297	Digital Phase-Locked Loop Filter	7-363
74HC/HCT299	8-Bit Universal Shift Register	7 274
74HC/HCT354	8-Input Multiplexer/Register with Transparent Latches	
74HC/HCT356	8-Input Multiplexer/Register	7-380
74HC/HCT365	Hex Buffer/Line Driver	/-382
74HC/HCT366	Hex Buffer/Line Driver	7-387

## Contents

SECTION 7-DEVICE D	DATA (cont)  Hex Buffer/Line Driver	7-392
74HC/HCT368	Hex Buffer/Line Driver	
74HC/HCT373	Octal D-Type Transparent Latch	
74HC/HCT374	Octal D-Type Flip-Flop	
74HC/HCT377	Octal D-Type Flip-Flop with Data Enable	
74HC/HCT390	Dual Decade Ripple Counter	
74HC/HCT390 74HC/HCT393	Dual 4-Bit Binary Ripple Counter	
74HC/HCT393	Dual Retriggerable Monostable Multivibrator with Reset	7 420
74HC/HCT533	Octal D-Type Transparent Latch	
74HC/HCT534	Octal D-Type Flip-Flop	7-444
74HC/HCT540	Octal Buffer/Line Driver	7 450
74HC/HCT540	Octal Buffer/Line Driver	
74HC/HCT563	Octal D-Type Transparent Latch	
74HC/HCT564	Octal D-Type Flip-Flop	
74HC/HCT573	Octal D-Type Transparent Latch	7-463
74HC/HCT574	Octal D-Type Flip-Flop	
74HC/HCT583	4-Bit Full Adder with Fast Carry	
74HC/HCT597	8-Bit Shift Register with Input Flip-Flops	
74HC/HCT7597	8-Bit Shift Register with Input Latches	
74HC/HCT640	Octal Bus Transceiver.	
74HC/HCT643	Octal Bus Transceiver	
74HC/HCT646	Octal Bus Transceiver/Register	
74HC/HCT648	Octal Bus Transceiver/Register	
74HC/HCT670	4 × 4 Register File	
74HC/HCT688	8-Bit Magnitude Comparator	7-512
74HC/HCT4002	Dual 4-Input NOR Gate	7-517
74HC/HCT4015	Dual 4-Bit Serial-In/Parallel-Out Shift Register	7-521
74HC/HCT4016	Quad Bilateral Switches	7-522
74HC/HCT4017	Johnson Decade Counter with 10 Decoded Outputs	
74HC/HCT4020	14-Stage Binary Ripple Counter	7-542
74HC/HCT4024	7-Stage Binary Ripple Counter	7-547
74HC/HCT4040	12-Stage Binary Ripple Counter	
74HC/HCT4046A	Phase-Locked Loop with VCO	7-557
74HC/HCT4049	Hex Inverting High-to-Low Level Shifter	7-582
74HC/HCT4050	Hex High-to-Low Level Shifter	7-587
74HC/HCT4051	8-Channel Analog Multiplexer/Demultiplexer	7-592
74HC/HCT4052	Dual 4-Channel Analog Multiplexer/Demultiplexer	
74HC/HCT4053	Triple 2-Channel Analog Multiplexer/Demultiplexer	
74HC/HCT4059	Programmable Divide-by-N Counter	
74HC/HCT4060	14-Stage Binary Ripple Counter with Oscillator	
74HC/HCT4066	Quad Bilateral Switches	7-644
74HC/HCT4067	16-Channel Analog Multiplexer/Demultiplexer	7-645
74HC/HCT4075	Triple 3-Input OR Gate	
74HC/HCT4094	8-Stage Shift-and-Store Bus Register	
74HC/HCT4316	Quad Bilateral Switches	
74HC/HCT4351	8-Channel Analog Multiplexer/Demultiplexer with Latch	7-669
74HC/HCT4351	Dual 4-Channel Analog Multiplexer/Demultiplexer with Latch	
74HC/HCT4353	Triple 2-Channel Analog Multiplexer/Demultiplexer with Latch	
74HC/HCT4510	BCD Up/Down Counter	7-711
74HC/HCT4511	BCD to 7-Segment Latch/Decoder/Driver	7-713
74HC/HCT4514	4-to-16 Line Deocder/Demultiplexer with Input Latches	
74HC/HCT4514 74HC/HCT4515	4-to-16 Line Decoder/Demultiplexer with Input Latches	
74HC/HCT4516	Binary Up/Down Counter	7-734
74HC/HCT4518	Dual Synchronous BCD Counter	
74HC/HCT4520	Dual 4-Bit Synchronous Binary Counter	

## Contents

SECTION 7-DEVICE D	ATA (cont)	
74HC/HCT4538	Dual Retriggerable Precision Monostable Multivibrator	7-748
74HC/HCT4543	BCD to 7-Segment Latch/Decoder/Driver for LCDs	7-754
74HC/HCT7030	9-Bit × 64-Word FIFO Register	7-764
74HC/HCT7046A	Phase-Locked Loop with Lock Detector	7-767
74HC/HCT40102	8-Bit Synchronous BCD Down Counter	7-792
74HC/HCT40103	8-Bit Synchronous Binary Down Counter 4-Bit Bidirectional Universal Shift Register	7-799
74HC/HCT40104	4-Bit Bidirectional Universal Shift Register	7-807
74HC/HCT40105	4-Bit × 16-Word FIFO Register	7-813
Functional/IEC Log	NAL/IEC LOGIC DIAGRAMS ic Diagrams	8-3
SECTION 9-IEC SYMB	Orogy	
Explanation of IEC I	ogic Symbols	9-3
SECTION 10-APPLICAT	TION NOTES	
Handling Precaution	not Notes nspling	. 10-3
Power Supply Decou	Jpling	. 10-5
Power Dissipation		. 10-9
SECTION 11-PACKAGE	OUTLINES	
Package Outlines	COUTLINES	11-3
SECTION 12-SALES O	FFICES	
Sales Offices		. 12-3

# Section 1 Introduction

**HCMOS Products** 

## Introduction

#### **HCMOS Products**

#### 74HC/HCT/HCU HIGH-SPEED CMOS (HCMOS) LOGIC IC FAMILY

The HCMOS family of logic ICs is manufactured using a self-aligning  $3\,\mu m$  polycrystalline silicon-gate CMOS process combined with local oxidation of silicon (LOCOS). HCMOS ICs have the low power consumption, high immunity to input noise and wide operating temperature range of earlier silicon-gate CMOS circuits together with the high-speed and drive capability of bipolar, low-power Schottky TTL (LSTTL). They are also immune to latch-up and all types are available in DIL packages and in space-saving SO packages.

Many HCMOS circuits are pin-compatible with existing 54/74 LSTTL and HE4000B CMOS logic ICs. HCT types are ideal replacements for LSTTL. HCT types can also interface between TTL and CMOS ICs.

Three types of HCMOS ICs are available:

- 74HC: CMOS input switching levels 30%V<sub>CC</sub> and 70%V<sub>CC</sub> (typical switching threshold 50%V<sub>CC</sub>), supply voltage 2 V to 6 V
- 74HCT: TTL input switching levels 0.8 V and 2 V (typical switching threshold 28%V<sub>CC</sub>), supply voltage 4.5 V to 5.5 V
- 74HCU: CMOS input switching levels 20%V<sub>CC</sub> and 80%V<sub>CC</sub> (typical switching threshold 50%V<sub>CC</sub>), supply voltage 2 V to 6 V; unbuffered to allow operation in the linear mode

The HCMOS family also includes several complex circuits for switching or multiplexing analog signals. These circuits have low crosstalk and feedthrough, and a very large frequency bandwidth.

There are also two FIFOs and three PLLs in the HCMOS range, of which one (HC/HCT297) is a fully digital type.

#### **HCMOS FEATURES**

- Very low power dissipation
- The switching levels of 74HC types are 30% and 70% of VCC
- DC noise margin of 74HC types three times that of TTL ICs
- Logic output levels 0.1 V and V<sub>CC</sub> − 0.1 V
- All types, except 74HCU are fully buffered
- Typical gate propagation delay of 8 ns
- Can operate up to 60 MHz (typical)
- Fanout capability of 10 LSTTL loads (4 mA); this is increased to 15 LSTTL loads (6 mA) for types with bus-driver outputs
- Wide supply voltage range
- Latch-up free
- Inputs protected against electrostatic discharge
- Functions and pinning identical to most popular LSTTL and CMOS HE4000B families
- Analog switching types operating up to 10 V
- Symmetrical output sourcing and sinking currents and equal output rise and fall times
- All types available in plastic SO packages for surface mounting and plastic DIL packages
- Choice of operating temperature range:
   -40 to + 85 °C or -40 to + 125 °C
- Meet JEDEC standard No. 7

# **Functional Index**

#### **HCMOS Products**

#### HCMOS 74HC/HCT/HCU FAMILY

Type numbers have a suffix which signifies the type of package: N = plastic DIP; D = plastic SO mini-pack

type no.	description	pins	classification	page
NAND/NOR gat	es/EXCLUSIVE-NOR gates			
HC/HCT00	guad 2-input NAND gate	14	SSI	7 <b>-</b> 3
HC/HCT02	quad 2-input NOR gate	14	SSI	7-7
HC/HCT03	quad 2-input NAND gate (with open drain outputs)	14	SSI	7-11
HC/HCT10	triple 3-input NAND gate	14	SSI	7-28
HC/HCT20	dual 4-input NAND gate	14	SSI	7-40
HC/HCT27	triple 3-input NOR gate	14	SSI	7-44
HC/HCT30	8-input NAND gate	14	SSI	7-48
HC7266	quad 2-input EXCLUSIVE-NOR gate	14	SSI	7-344
HC/HCT4002	dual 4-input NOR gate	14	SSI	7-517
AND/OR/EXCL	USIVE-OR gates			
HC/HCT08	quad 2-input AND gate	14	SSI	7-25
HC/HCT11	triple 3-input AND gate	14	SSI	7-31
HC/HCT21	dual 4-input AND gate	14	SSI	7-43
HC/HCT32	quad 2-input OR gate	14	SSI	7-52
HC58	dual AND-OR gate	14	SSI	7-57
HC/HCT86	quad 2-input EXCLUSIVE-OR gate	14	SSI	7-79
HC/HCT4075	triple 3-input OR gate	14	SSI	7-647
Inverters/buffers	/line drivers/level shifters			
HC/HCT04	hex inverter	14	SSI	7-16
HCU04	hex inverter (unbuffered)	14	SSI	7-20
HC/HCT125*	quad buffer/line driver; 3-state; output enable active LOW	14	MSI	7-111
HC/HCT126*	quad buffer/line driver; 3-state; output enable active HIGH	14	MSI	7-116
HC/HCT240*	octal buffer/line driver; 3-state; inverting	20	MSI	7-290
HC/HCT241*	octal buffer/line driver; 3-state; output enable active LOW or HIGH	20	MSI	7-295
HC/HCT244*	octal buffer/line driver; 3-state; output enable active LOW	20	MSI	7-310
HC/HCT365*	hex buffer/line driver; 3-state	16	MSI	7-382
HC/HCT366*	hex buffer/line driver; 3-state; inverting	16	MSI	7-387
HC/HCT367*	hex buffer/line driver; 3-state	16	MSI	7-392
HC/HCT368*	hex buffer/line driver; 3-state; inverting	16	MSI	7-397
HC/HCT540*	octal buffer/line driver; 3-state; inverting	20	MSI	7-450
HC/HCT541*	octal buffer/line driver; 3-state	20	MSI	7-451
HC4049	hex inverting HIGH-to-LOW level shifter	16	SSI	7-582
HC4050	hex HIGH-to-LOW level shifter	16	SSI	7-587

<sup>\*</sup> Types with a bus-driver output stage.

Type numbers have a suffix which signifies the type of package:  $N = \text{plastic DIP}; \ D = \text{plastic SO mini-pack}$ 

type no.	description	pins	classification	page
Flip-flops/latches/re	egisters			
НС/НСТ73	dual JK flip-flop with reset; negative-edge trigger; supply on centre pins	14	FF	7-58
HC/HCT74	dual D-type flip-flop with set and reset; positive-edge trigger	14	FF	7-63
HC/HCT75	quad bistable transparent latch	16	FF	7-68
HC/HCT107	dual JK flip-flop with reset; negative-edge trigger	14	MSI	7-88
HC/HCT109	dual JK flip-flop with set and reset; positive-edge trigger	16	FF	7-93
HC/HCT112	dual JK flip-flop with set and reset; negative-edge trigger	16	FF	7-98
HC/HCT173*	quad D-type flip-flop; positive-edge trigger; 3-state	16	MSI	7-212
HC/HCT174	hex D-type flip-flop with reset; positive-edge trigger	16	MSI	7-218
HC/HCT175	quad D-type flip-flop with reset; positive-edge trigger	16	MSI	7-223
HC/HCT259	8-bit addressable latch	16	MSI	7-338
HC/HCT273	octal D-type flip-flop with reset; positive-edge trigger	20	MSI	7-347
HC/HCT373*	octal D-type transparent latch; 3-state	20	MSI	7-402
HC/HCT374*	octal D-type flip-flop; positive-edge trigger; 3-state	20	MSI	7-408
HC/HCT377	octal D-type flip-flop with data enable; positive-edge trigger	20	MSI	7-414
HC/HCT533*	octal D-type transparent latch; 3-state; inverting	20	MSI	7-438
HC/HCT534*	octal D-type flip-flop; positive-edge trigger; 3-state; inverting	20	MSI	7-444
HC/HCT563* HC/HCT564*	octal D-type transparent latch; 3-state; inverting; bus oriented pin-out octal D-type flip-flop; positive-edge trigger; 3-state; inverting;	20	MSI	7-452
	bus oriented pin-out	20	MSI	7-458
HC/HCT573*	octal D-type transparent latch; 3-state; bus oriented pin-out	20	MSI	7-463
HC/HCT574*	octal D-type flip-flop; positive-edge trigger; 3-state; bus oriented pin-out	20	MSI	7-469
HC/HCT670*	4 x 4 register file; 3-state	16	MSI	7-506
HC/HCT7030	9-bit x 64-word FIFO register; 3-state	28	MSI	7-764
HC/HCT40105	4-bit x 16-word FIFO register	16	MSI	7-813
Shift registers				
HC/HCT164	8-bit serial-in/parallel-out shift register	14	MSI	7-194
HC/HCT165	8-bit parallel-in/serial-out shift register	16	MSI	7-199
HC/HCT166	8-bit parallel-in/serial-out shift register; with reset	16	MSI	7-205
HC/HCT194	4-bit bidirectional universal shift register	16	MSI	7-269
HC/HCT195	4-bit parallel access shift register	16	MSI	7-276
HC/HCT299*	8-bit universal shift register; 3-state	20	MSI	7-371
HC/HCT597	8-bit shift register with input flip-flops	16	MSI	7-475
HC/HCT7597	8-bit shift register with input latches			7-476
HC/HCT4015	dual 4-bit serial-in/parallel-out shift register	16	MSI	7-521
HC/HCT4094	8-stage shift-and-store bus register	16	MSI	7-650
HC/HCT40104*	4-bit bidirectional universal shift register; 3-state	16	MSI	7-807

Types with a bus-driver output stage.

Type numbers have a suffix which signifies the type of package: N = plastic DIP; D = plastic SO mini-pack

type no.	description	pins	classification	page
Arithmetic circuit	ts			
НС/НСТ85	4-bit magnitude comparator	16	MSI	7-73
HC/HCT181	4-bit arithmetic logic unit	24	MSI	7-228
HC/HCT182	look-ahead carry generator	16	MSI	7-230
HC/HCT280	9-bit odd/even parity generator/checker	14	MSI	7-353
HC/HCT283	4-bit binary full adder with fast carry	16	MSI	7-357
HC/HCT583	4-bit BCD full adder with fast carry	16	MSI	7-474
HC/HCT688	8-bit magnitude comparator	20	MSI	7-512
Counters				
НС/НСТ93	4-bit binary ripple counter	14	MSI	7-83
HC/HCT160	presettable synchronous BCD decade counter; asynchronous reset	16	MSI	7-168
HC/HCT161	presettable synchronous 4-bit binary counter; asynchronous reset	16	MSI	7-176
HC/HCT162	presettable synchronous BCD decade counter; synchronous reset	16	MSI	7-182
HC/HCT163	presettable synchronous 4-bit binary counter; synchronous reset	16	MSI	7-188
HC/HCT190	presettable synchronous BCD decade up/down counter	16	MSI	7-235
HC/HCT191	presettable synchronous 4-bit binary up/down counter	16	MSI	7-246
HC/HCT192	presettable synchronous BCD decade up/down counter	16	MSI	7-257
HC/HCT193	presettable synchronous 4-bit binary up/down counter	16	MSI	7-263
HC/HCT390	dual decade ripple counter	16	MSI	7-420
HC/HCT393	dual 4-bit binary ripple counter	14	MSI	7-426
HC/HCT4017	Johnson decade counter with 10 decoded outputs	16	MSI	7-534
HC/HCT4020	14-stage binary ripple counter	16	MSI	7-542
HC/HCT4024	7-stage binary ripple counter	14	MSI	7-547
HC/HCT4040	12-stage binary ripple counter	16	MSI	7-552
HC/HCT4059	programmable divide-by-n counter	24	MSI	7-631
HC/HCT4060	14-stage binary ripple counter with oscillator	16	MSI	7-634
HC/HCT4510	BCD up/down counter	16	MSI	7-711
HC/HCT4516	binary up/down counter	16	MSI	7-734
HC/HCT4518	dual synchronous BCD counter	16	MSI	7-736
HC/HCT4520	dual synchronous 4-bit binary counter	16	MSI	7-742
HC/HCT40102	8-stage synchronous BCD down counter	16	MSI	7-792
HC/HCT40103	8-bit synchronous binary down counter	16	MSI	7-799
Multiplexers				
HC/HCT151	8-input multiplexer	16	MSI	7-141
HC/HCT153	dual 4-input multiplexer	16	MSI	7-147
HC/HCT157	quad 2-input multiplexer	16	MSI	7-158
HC/HCT158	quad 2-input multiplexer; inverting	16	MSI	7-163
HC/HCT251	8-input multiplexer; 3-state	16	MSI	7-320

<sup>\*</sup> Types with a bus-driver output stage.

January 1986 1–6

Type numbers have a suffix which signifies the type of package:  $N = plastic\ DIP;\ D = plastic\ SO\ mini-pack$ 

type no.	description	pins	classification	page
Multiplexers (cont	inued)			
HCT/HCT253B*	dual 4-input multiplexer; 3-state	16	MSI	7-326
HC/HCT257*	quad 2-input multiplexer; 3-state	16	MSI	7-332
HC/HCT258	quad 2-input multiplexer; 3-state; inverting	16	MSI	7-337
HC/HCT354*	8-input multiplexer/register with transparent latches; 3-state	20	MSI	7-378
HC/HCT356*	8-input multiplexer/register; 3-state	20	MSI	7-380
Decoders/demultip	plexers			
HC/HCT42	BCD to decimal decoder (1-of-10)	16	MSI	7-56
HC/HCT137	3-to-8 line decoder/demultiplexer with address latches	16	MSI	7-126
HC/HCT138	3-to-8 line decoder/demultiplexer; inverting	16	MSI	7-127
HC/HCT139	dual 2-to-4 line decoder/demultiplexer	16	MSI	7-132
HC/HCT147	10-to-4 line priority encoder	16	MSI	7–137
HC/HCT154	4-to-6 line decoder/demultiplexer	24	MSI	7-153
HC/HCT237	3-to-8 line decoder/demultiplexer with address latches	16	MSI	7-284
HC/HCT238	3-to-8 line decoder/demultiplexer	16	MSI	7-285
HC/HCT4511	BCD to 7-segment latch/decoder/driver	16	MSI	7-713
HC/HCT4514	4-to-16 line decoder/demultiplexer with input latches	24	MSI	7-720
HC/HCT4515	4-to-16 line decoder/demultiplexer with input latches; inverting	24	MSI	7-727
HC/HCT4543	BCD to 7-segment latch/decoder/driver for LCDs	16	MSI	7-754
Switches/multiplex	xers/demultiplexers			
HC/HCT4016	quad bilateral switches (uncompensated switches)	14	SSI	7-522
HC/HCT4051	8-channel analog multiplexer/demultiplexer	16	MSI	7-592
HC/HCT4052	dual 4-channel analog multiplexer/demultiplexer	16	MSI	7-605
HC/HCT4053	triple 2-channel analog multiplexer/demultiplexer	16	MSI	7-617
HC/HCT4066	quad bilateral switches	14	SSI	7-644
HC/HCT4067	16-channel analog multiplexer/demultiplexer	24	SSI	7-645
HC/HCT4316	quad bilateral switches; with separate analog ground	16	MSI	7-656
HC/HCT4351	8-channel analog multiplexer/demultiplexer with latch	20	MSI	7-669
HC/HCT4352	dual 4-channel analog multiplexer/demultiplexer with latch	20	MSI	7-683
HC/HCT4353	triple 2-channel analog multiplexer/demultiplexer with latch	20	MSI	7-697
Bus transceivers				
HC/HCT242*	quad bus transceiver; 3-state; inverting	14	MSI	7-300
HC/HCT243*	quad bus transceiver; 3-state	14	MSI	7-305
HC/HCT245*	octal bus transceiver; 3-state	20	MSI	7-315
HC/HCT640*	octal bus transceiver; 3-state; inverting	20	MSI	7-484
HC/HCT643*	octal bus transceiver; 3-state; true/inverting	20	MSI	7-489
HC/HC/646*	octal bus transceiver/register; 3-state	24	MSI	7-494
HC/HCT648*	octal bus transceiver/register; 3-state; inverting	24	MSI	7-500
,	Table and a second of frequency of states, involving	27	11101	7-500

Types with a bus-driver output stage.

Type numbers have a suffix which signifies the type of package:  $N = \text{plastic DIP}; \ D = \text{plastic SO mini-pack}$ 

type no.	description	pins	classification	page
Schmitt triggers				
HC/HCT14	hex inverting Schmitt trigger	14	SSI	7-35
HC/HCT132	quad 2-input NAND Schmitt trigger	14	SSI	7-121
One-shot multivib	rators			
HC/HCT123	dual retriggerable monostable multivibrator with reset	16	MSI	7-104
HC/HCT221	dual non-retriggerable monostable multivibrator with reset	16	MSI	7-282
HC/HCT423	dual retriggerable mor ostable multivibrator with reset	16	MSI	7-431
HC/HCT4538	dual retriggerable precision monostable multivibrator	14	MSI	7-748
Miscellaneous				
HC/HCT297	digital phase-locked-loop filter	16	MSI	7-363
HC/HCT4046A	phase-locked-loop with VCO	16	MSI	7-557
HC/HCT7046A	phase-locked-loop with lock detector	16	MSI	7-767

1-8 January 1986

<sup>\*</sup> Types with a bus-driver output stage.

# Numeric Index

#### **HCMOS Products**

#### **HCMOS 74HC/HCT/HCU FAMILY**

HC/HCT02 quad 2-input NAND gate HC/HCT03 quad 2-input NAND gate (with open drain outputs) HC/HCT04 hex inverter HC/U04 hex inverter (unbuffered) HC/HCT08 quad 2-input AND gate (with open drain outputs) HC/HCT08 quad 2-input AND gate HC/HCT10 triple 3-input AND gate HC/HCT11 triple 3-input AND gate HC/HCT11 triple 3-input AND gate HC/HCT14 hex inverting schmitt trigger HC/HCT14 hex inverting schmitt trigger HC/HCT27 triple 3-input AND gate HC/HCT27 triple 3-input AND gate HC/HCT27 triple 3-input NAND gate HC/HCT30 B-input NAND gate HC/HCT31 dual 4-input AND gate HC/HCT32 B-CD to decimal decoder (1-of-10) HC58 dual AND-OR gate HC/HCT34 dual September (1-of-10) HC59 dual AND-OR gate HC/HCT75 dual September (1-of-10) HC59 dual AND-OR gate HC/HCT76 dual D-type flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT78 quad bisable transparent latch HC/HCT85 4-bit magnitude comparator HC/HCT86 quad 2-input SCLUSIVE-OR gate HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT19 dual X flip-flop with set and reset; positive-edge trigger HC/HCT10 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger HC/HCT110 dual X flip-flop with set and reset; positive-edge trigger H	type no.	description	page
HC/HCT02 quad 2-input NOR gate HC/HCT03 quad 2-input NAND gate (with open drain outputs) HC/HCT04 hex inverter HCU04 hex inverter HCU04 hex inverter HCU04 hex inverter HCU04 hex inverter HC/HCT08 quad 2-input AND gate HC/HCT10 triple 3-input AND gate HC/HCT11 triple 3-input AND gate HC/HCT11 triple 3-input AND gate HC/HCT11 triple 3-input AND gate HC/HCT12 dual 4-input AND gate HC/HCT20 dual 4-input AND gate HC/HCT21 dual 4-input AND gate HC/HCT27 triple 3-input NOR gate HC/HCT32 equad 2-input OR gate HC/HCT32 equad 2-input OR gate HC/HCT32 quad 2-input OR gate HC/HCT32 quad 2-input OR gate HC/HCT44 BCD to decimal decoder (1-of-10) HC58 HC/HCT74 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT75 quad bistable transparent latch HC/HCT85 4-bit magnitude comparator HC/HCT86 quad 2-input EXCLUSIVE-OR gate HC/HCT191 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT101 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT104 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT191 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT191 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT104 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT105 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112	HC/HCT00	guad 2 input NAND gate	7.0
HC/HCT03 quad 2-input NAND gate (with open drain outputs) HC/HCT04 hex inverter (unbuffered) HC/HCT08 quad 2-input AND gate HC/HCT10 triple 3-input NAND gate HC/HCT11 triple 3-input NAND gate HC/HCT11 triple 3-input NAND gate HC/HCT14 hex inverting Schmitt trigger HC/HCT20 dual 4-input NAND gate HC/HCT21 hex inverting Schmitt trigger HC/HCT32 triple 3-input NAND gate HC/HCT30 8-input NAND gate HC/HCT31 dual 4-input AND gate HC/HCT32 quad 2-input OR gate HC/HCT34 BCD to decimal decoder (1-of-10) HC58 dual AND-OR gate HC/HCT34 dual D-type flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT35 quad bistable transparent latch HC/HCT4 dual D-type flip-flop with set and reset; positive-edge trigger HC/HCT86 4-bit magnitude comparator HC/HCT86 4-bit magnitude comparator HC/HCT107 dual JK flip-flop with reset; negative-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT123 dual retriggerable monostable multivibrator with reset HC/HCT124 quad buffer/line driver; 3-state; output enable active LOW HC/HCT1154 quad buffer/line driver; 3-state; output enable active HIGH HC/HCT137 dual JK flip-flop with set and reset; negative-edge trigger HC/HCT139 dual JC-4 line decoder/demultiplexer HC/HCT139 dual JC-4 line decoder/demultiplexer HC/HCT150 quad 2-input multiplexer HC/HCT151 dual 4-to-4 line decoder/demultiplexer HC/HCT154 quad 2-input multiplexer HC/HCT155 quad 2-input multiplexer HC/HCT156 quad 2-input multiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer HC/HCT159 q		•	
HC/HCT04			
HCU04	•		
HC/HCT08	•		
HC/HCT10 triple 3-input NAND gate HC/HCT11 triple 3-input NAND gate HC/HCT14 hex inverting Schmitt trigger HC/HCT20 dual 4-input NAND gate HC/HCT21 dual 4-input NAND gate HC/HCT21 triple 3-input NAND gate HC/HCT21 triple 3-input NAND gate HC/HCT32 triple 3-input NOR gate HC/HCT33 8-input NAND gate HC/HCT32 quad 2-input OR gate HC/HCT34 BCD to decimal decoder (1-of-10) HC58 dual AND-OR gate HC/HCT44 BCD to decimal decoder (1-of-10) HC58 dual AND-OR gate HC/HCT74 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT75 quad bistable transparent latch HC/HCT76 quad bistable transparent latch HC/HCT77 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT9 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT9 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT9 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT9 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT114 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT115 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT114 flip-flip driver; 3-state; output enable active HIGH HC/HCT115 dual JC-to-4 line decoder/demultiplexer HC/HCT114 dual JC-to-4 line decoder/demultiplexer HC/HCT15	110001	nox involver (disparielog)	7-20
HC/HCT10	HC/HCT08	quad 2-input AND gate	7-25
HC/HCT11 triple 3-input AND gate hex inverting Schmitt trigger dual 4-input NAND gate hc/HcT20 dual 4-input NAND gate 7-40  HC/HCT21 dual 4-input AND gate 7-44  HC/HCT32 triple 3-input NOR gate 7-44  HC/HCT32 quad 2-input NAND gate 7-45  HC/HCT32 quad 2-input Rest; negative-edge trigger; supply on centre pins 7-56  HC58 dual AND-OR gate 7-57  HC/HCT74 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58  HC/HCT75 quad bistable transparent latch 7-68  HC/HCT76 quad 2-input EXCLUSIVE-OR gate 7-79  HC/HCT86 dual JK flip-flop with reset; negative-edge trigger 1-79  HC/HCT97 dual JK flip-flop with reset; negative-edge trigger 1-79  HC/HCT98 dual JK flip-flop with reset; negative-edge trigger 1-79  HC/HCT99 dual JK flip-flop with reset; negative-edge trigger 1-79  HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 1-79  HC/HCT113 3-10-8 line decoder/demultiplexer 1-71  HC/HCT134 3-10-8 line decoder/demultiplexer with address latches 1-71  HC/HCT145 4-70-8 line decoder/demultiplexer 1-71  HC/HCT154 4-10-16 line decoder/demultiplexer 1-71  HC/HCT155 quad 2-input multiplexer 1-71  HC/HCT154 4-10-16 line decoder/demultiplexer 1-718  HC/HCT155 quad 2-input multiplexer 1-718  HC/HCT156 quad 2-input multiplexer 1-718  HC/HCT157 quad 2-input multiplexer 1-718  HC/HCT158 quad 2-input multiplexer 1-718  HC/HCT159 quad 2-input multiplexer 1-718  HC/HCT150 presettable synchronous BCD decade counter; asynchronous reset 1-718	HC/HCT10	· · · · · · · · · · · · · · · · · · ·	
HC/HCT14 hex inverting Schmitt trigger HC/HCT20 dual 4-input NAND gate  T-40 HC/HCT21 triple 3-input NOR gate HC/HCT32 triple 3-input NOR gate HC/HCT33 8-input NAND gate HC/HCT32 quad 2-input OR gate HC/HCT32 quad 2-input OR gate HC/HCT34 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT75 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT76 quad bistable transparent latch HC/HCT77 dual bistable transparent latch HC/HCT78 4-bit magnitude comparator HC/HCT80 quad 2-input EXCLUSIVE-OR gate HC/HCT191 dual JK flip-flop with reset; negative-edge trigger HC/HCT107 dual JK flip-flop with reset; negative-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT108 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1124 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1125 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1126 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1127 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1128 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1128 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT1129 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT130 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT131 dual retriggerable monostable multivibrator with reset HC/HCT132 quad 2-input NAND Schmitt trigger HC/HCT134 quad 2-input Multiplexer HC/HCT147 dual 2-input multiplexer HC/HCT154 dual 4-input multiplexer HC/HCT155 quad 2-input multiplexer HC/HCT156 quad 2-input multiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer HC/HCT159 quad 2-input multiplexer HC/HC	HC/HCT11		
HC/HCT21 dual 4-input AND gate 7-40 HC/HCT21 dual 4-input AND gate 7-43 HC/HCT32 triple 3-input NOR gate 7-48 HC/HCT32 quad 2-input OR gate 7-52 HC/HCT32 quad 2-input OR gate 7-55 HC/HCT42 BCD to decimal decoder (1-of-10) 7-56 HC58 dual AND-OR gate 7-57 HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger 7-68 HC/HCT75 quad bistable transparent latch 7-73 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT93 4-bit binary ripple counter 7-83 HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-83 HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-93 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT124 quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT137 quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT138 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT139 dual 2-to-4 line decoder/demultiplexer with address latches 7-127 HC/HCT115 8-input multiplexer 7-137 HC/HCT154 4-to-16 line decoder/demultiplexer 7-147 HC/HCT155 quad 2-input multiplexer 7-147 HC/HCT156 quad 2-input multiplexer 7-148 HC/HCT157 quad 2-input multiplexer 7-148 HC/HCT158 quad 2-input multiplexer 7-147 HC/HCT159 quad 2-input multiplexer 7-147 HC/HCT150 presettable synchronous BCD decade counter; asynchronous reset 7-168 HC/HCT156 presettable synchronous BCD decade counter; asynchronous reset 7-168 HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset	HC/HCT14	hex inverting Schmitt trigger	
HC/HCT27 triple 3-input NOR gate 7-44 HC/HCT30 8-input NAND gate 7-48 HC/HCT32 quad 2-input OR gate 7-52 HC/HCT32 quad 2-input OR gate 7-556 HC/HCT32 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT73 dual D-type flip-flop with set and reset; positive-edge trigger 7-63 HC/HCT75 quad bistable transparent latch 7-63 HC/HCT75 quad bistable transparent latch 7-73 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-73 HC/HCT91 dual JK flip-flop with reset; negative-edge trigger 7-83 HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT109 dual JK flip-flop with set and reset; negative-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-84 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-84 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT113 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT113 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT113 dual JK flip-flop with set and reset; negative-edge trigger 7-85 HC/HCT113 dual buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT137 dual buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT137 dual buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT137 dual 2-input NAND Schmitt trigger 7-126 HC/HCT137 dual 2-input NAND Schmitt trigger 7-127 HC/HCT131 HC/HCT147 HC/HCT147 HC/HCT154 HC/HCT155 HC/HCT155 HC/HCT155 HC/HCT155 HC/HCT156 H	HC/HCT20	dual 4-input NAND gate	
HC/HCT27 triple 3-input NOR gate 7-44 HC/HCT30 8-input NAND gate 7-48 HC/HCT32 quad 2-input OR gate 7-52 HC/HCT42 BCD to decimal decoder (1-of-10) 7-56 HC58 dual AND-OR gate 7-57 HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger 7-63 HC/HCT75 quad bistable transparent latch 7-63 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT97 dual JK flip-flop with reset; negative-edge trigger 7-73 HC/HCT98 4-bit binary ripple counter 7-78 HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-83 HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-88 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-88 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-88 HC/HCT113 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT126 quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-137 HC/HCT151 8-input multiplexer 7-137 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT155 quad 2-input multiplexer 7-153 HC/HCT156 1-163 HC/HCT157 1-164 HC/HCT158 1-165 HC/HCT159 1-165 HC/HCT159 1-165 HC/HCT159 1-165 HC/HCT160 1-165 HC/HCT16	HC/HCT21	dual 4-input AND gate	7_43
HC/HCT30 8-input NAND gate quad 2-input NAND sate quad 2-input NAND sate quad 2-input NAND sate quad 2-input NAND Schmitt trigger quad 2-input NAND Schmitt trigger quad 2-input NAND Schmitt trigger quad 2-input multiplexer quad 2			
HC/HCT32 quad 2-input OR gate 7-52 HC/HCT42 BCD to decimal decoder (1-of-10) 7-56 HC58 dual AND-OR gate 7-57 HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger 7-58 HC/HCT75 quad bistable transparent latch 7-68 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT93 4-bit binary ripple counter 7-83 HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT113 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT125 quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126 quad 2-input NAND Schmitt trigger 7-126 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT139 dual 2-to-4 line decoder/demultiplexer; inverting 7-127 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-137 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT155 quad 2-input multiplexer 7-158 HC/HCT156 4-to-16 line decoder/demultiplexer 7-158 HC/HCT157 quad 2-input multiplexer; inverting 7-168 HC/HCT158 quad 2-input multiplexer; inverting 7-168 HC/HCT156 quad 2-input multiplexer; inverting 7-168 HC/HCT156 quad 2-input multiplexer; inverting 7-168 HC/HCT160 resettable synchronous BCD decade counter; asynchronous reset 7-168		· · · · ·	
HC/HCT12 BCD to decimal decoder (1-of-10) 7-56 HC58 dual AND-OR gate 7-57 HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT75 dual D-type flip-flop with set and reset; positive-edge trigger 7-63 HC/HCT75 quad bistable transparent latch 7-63 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate HC/HCT03 4-bit binary ripple counter HC/HCT103 dual JK flip-flop with reset; negative-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger HC/HCT123 dual retriggerable monostable multivibrator with reset HC/HCT125 quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126 quad Z-input NAND Schmitt trigger HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT139 dual 2-to-4 line decoder/demultiplexer HC/HCT139 dual 2-to-4 line decoder/demultiplexer HC/HCT147 10-to-4 line priority encoder HC/HCT153 dual 4-input multiplexer HC/HCT154 4-to-16 line decoder/demultiplexer HC/HCT155 quad 2-input multiplexer HC/HCT156 quad 2-input multiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer HC/HCT159 quad 2-input multiplexer HC/HCT150 presettable synchronous BCD decade counter; asynchronous reset		, , , , , , , , , , , , , , , , , , , ,	
HC58 dual AND-OR gate HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger HC/HCT75 quad bistable transparent latch HC/HCT85 4-bit magnitude comparator HC/HCT86 quad 2-input EXCLUSIVE-OR gate HC/HCT107 dual JK flip-flop with reset; negative-edge trigger HC/HCT107 dual JK flip-flop with reset; negative-edge trigger HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger HC/HCT123 dual retriggerable monostable multivibrator with reset HC/HCT125 quad buffer/line driver; 3-state; output enable active LOW HC/HCT125 quad buffer/line driver; 3-state; output enable active HIGH HC/HCT132 quad 2-input NAND Schmitt trigger HC/HCT133 3-to-8 line decoder/demultiplexer with address latches HC/HCT138 dual 2-to-4 line decoder/demultiplexer; inverting HC/HCT139 dual 2-to-4 line decoder/demultiplexer HC/HCT151 8-input multiplexer HC/HCT151 4-to-16 line decoder/demultiplexer HC/HCT153 quad 2-input multiplexer HC/HCT154 4-to-16 line decoder/demultiplexer HC/HCT155 quad 2-input multiplexer HC/HCT156 4-to-16 line decoder/demultiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer; inverting HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset			
HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger HC/HCT75 quad bistable transparent latch HC/HCT85 4-bit magnitude comparator  HC/HCT86 quad 2-input EXCLUSIVE-OR gate HC/HCT93 4-bit binary ripple counter HC/HCT107 dual JK flip-flop with reset; negative-edge trigger HC/HCT108 dual JK flip-flop with reset; negative-edge trigger HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger HC/HCT123 dual retriggerable monostable multivibrator with reset HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW T-111 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches T-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting HC/HCT139 dual 2-to-4 line priority encoder HC/HCT151 8-input multiplexer HC/HCT151 4-to-4 line priority encoder HC/HCT153 quad 2-input multiplexer HC/HCT154 4-to-16 line decoder/demultiplexer HC/HCT155 quad 2-input multiplexer HC/HCT156 quad 2-input multiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer; inverting HC/HCT159 quad 2-input multiplexer HC/HCT150 presettable synchronous BCD decade counter; asynchronous reset	,	202 (0 4001114. 400046. (1 01 10)	7-30
HC/HCT73 dual JK flip-flop with reset; negative-edge trigger; supply on centre pins 7-58 HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger 7-63 quad bistable transparent latch 7-68 HC/HCT85 4-bit magnitude comparator 7-73 HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT93 4-bit binary ripple counter 7-83 HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-88 HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT125* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer; inverting 7-127 HC/HCT151 8-input multiplexer 7-132 HC/HCT151 8-input multiplexer 7-134 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-153 HC/HCT158 quad 2-input multiplexer; inverting 7-168 HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC58	dual AND-OR gate	7-57
HC/HCT74 dual D-type flip-flop with set and reset; positive-edge trigger quad bistable transparent latch 7-68 HC/HCT85 4-bit magnitude comparator 7-73  HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT93 4-bit binary ripple counter 7-83 HC/HCT107 dual JK flip-flop with set and reset; positive-edge trigger 7-83 HC/HCT108 dual JK flip-flop with set and reset; positive-edge trigger 7-93 HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT126* quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126* quad 2-input NAND Schmitt trigger 7-126 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-147 HC/HCT151 8-input multiplexer 7-147 HC/HCT153 dual 4-input multiplexer 7-153 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT155 quad 2-input multiplexer; inverting 7-153 HC/HCT156 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT73	dual JK flip-flop with reset; negative-edge trigger; supply on centre pins	
HC/HCT86 4-bit magnitude comparator 7-73  HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79  HC/HCT93 4-bit binary ripple counter 7-83  HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-88  HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 7-93  HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98  HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104  HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW 7-111  HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116  HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127  HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132  HC/HCT147 10-to-4 line priority encoder 7-137  HC/HCT151 8-input multiplexer 7-147  HC/HCT152 4-to-16 line decoder/demultiplexer 7-158  HC/HCT155 quad 2-input multiplexer; inverting 7-158  HC/HCT156 4-to-16 line decoder/demultiplexer 7-158  HC/HCT157 quad 2-input multiplexer; inverting 7-168  HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT74		
HC/HCT86 quad 2-input EXCLUSIVE-OR gate 7-79 HC/HCT93 4-bit binary ripple counter 7-83 HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-88 HC/HCT109 dual JK flip-flop with set and reset; positive-edge trigger 7-93 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line priority encoder 7-132 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT155 quad 2-input multiplexer 7-153 HC/HCT156 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT75	quad bistable transparent latch	7-68
HC/HCT107	HC/HCT85	4-bit magnitude comparator	7-73
HC/HCT107	НС/НСТ86	quad 2-input EXCLUSIVE-OR gate	7-79
HC/HCT107 dual JK flip-flop with reset; negative-edge trigger 7-93 HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger 7-93 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT155 quad 2-input multiplexer 7-158 HC/HCT156 quad 2-input multiplexer; inverting 7-168 HC/HCT158 quad 2-input multiplexer; inverting 7-168 HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT93	· · · · · · · · · · · · · · · · · · ·	
HC/HCT112 dual JK flip-flop with set and reset; positive-edge trigger 7-98 HC/HCT112 dual JK flip-flop with set and reset; negative-edge trigger 7-98 HC/HCT123 dual retriggerable monostable multivibrator with reset 7-104 HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-158 HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT107	dual JK flip-flop with reset; negative-edge trigger	
HC/HCT123 dual retriggerable monostable multivibrator with reset HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW T-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH T-116 HC/HCT132 quad 2-input NAND Schmitt trigger T-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches T-126 HC/HCT138 3-to-8 line decoder/demultiplexer; inverting T-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer HC/HCT147 10-to-4 line priority encoder HC/HCT151 8-input multiplexer T-137 HC/HCT151 4-to-16 line decoder/demultiplexer HC/HCT153 dual 4-input multiplexer HC/HCT154 4-to-16 line decoder/demultiplexer HC/HCT157 quad 2-input multiplexer HC/HCT158 quad 2-input multiplexer; inverting T-168 HC/HCT158 quad 2-input multiplexer; inverting T-168 HC/HCT159 presettable synchronous BCD decade counter; asynchronous reset	HC/HCT109	dual JK flip-flop with set and reset; positive-edge trigger	
HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW  7-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer 10-to-4 line priority encoder 17-137 HC/HCT151 8-input multiplexer 17-147 HC/HCT153 dual 4-input multiplexer 17-147 HC/HCT154 4-to-16 line decoder/demultiplexer 17-158 HC/HCT157 quad 2-input multiplexer 17-158 HC/HCT158 quad 2-input multiplexer; inverting 17-163 HC/HCT150 presettable synchronous BCD decade counter; asynchronous reset	HC/HCT112	dual JK flip-flop with set and reset; negative-edge trigger	7–98
HC/HCT125* quad buffer/line driver; 3-state; output enable active LOW 7-111 HC/HCT126* quad buffer/line driver; 3-state; output enable active HIGH 7-116 HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147  HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-158 HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT123	dual retriggerable monostable multivibrator with reset	7-104
HC/HCT132 quad buffer/line driver; 3-state; output enable active HIGH  HC/HCT132 quad 2-input NAND Schmitt trigger  3-to-8 line decoder/demultiplexer with address latches  7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting  HC/HCT139 dual 2-to-4 line decoder/demultiplexer  HC/HCT147 10-to-4 line priority encoder  HC/HCT151 8-input multiplexer  HC/HCT153 dual 4-input multiplexer  HC/HCT154 4-to-16 line decoder/demultiplexer  HC/HCT157 quad 2-input multiplexer  HC/HCT158 quad 2-input multiplexer  HC/HCT158 quad 2-input multiplexer; inverting  HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset	HC/HCT125*	<del></del>	
HC/HCT132 quad 2-input NAND Schmitt trigger 7-121 HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127 HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132 HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147  HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-158 HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT158 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT126*	quad buffer/line driver; 3-state; output enable active HIGH	
HC/HCT137 3-to-8 line decoder/demultiplexer with address latches 7-126  HC/HCT138 3-to-8 line decoder/demultiplexer; inverting 7-127  HC/HCT139 dual 2-to-4 line decoder/demultiplexer 7-132  HC/HCT147 10-to-4 line priority encoder 7-137  HC/HCT151 8-input multiplexer 7-141  HC/HCT153 dual 4-input multiplexer 7-147  HC/HCT154 4-to-16 line decoder/demultiplexer 7-153  HC/HCT157 quad 2-input multiplexer 7-158  HC/HCT158 quad 2-input multiplexer; inverting 7-163  HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT132	quad 2-input NAND Schmitt trigger	
HC/HCT139       dual 2-to-4 line decoder/demultiplexer       7-132         HC/HCT147       10-to-4 line priority encoder       7-137         HC/HCT151       8-input multiplexer       7-141         HC/HCT153       dual 4-input multiplexer       7-147         HC/HCT154       4-to-16 line decoder/demultiplexer       7-153         HC/HCT157       quad 2-input multiplexer       7-158         HC/HCT158       quad 2-input multiplexer; inverting       7-163         HC/HCT160       presettable synchronous BCD decade counter; asynchronous reset       7-168	HC/HCT137	3-to-8 line decoder/demultiplexer with address latches	
HC/HCT139       dual 2-to-4 line decoder/demultiplexer       7-32         HC/HCT147       10-to-4 line priority encoder       7-137         HC/HCT151       8-input multiplexer       7-141         HC/HCT153       dual 4-input multiplexer       7-147         HC/HCT154       4-to-16 line decoder/demultiplexer       7-153         HC/HCT157       quad 2-input multiplexer       7-158         HC/HCT158       quad 2-input multiplexer; inverting       7-163         HC/HCT160       presettable synchronous BCD decade counter; asynchronous reset       7-168	HC/HCT138	3-to-8 line decoder/demultiplexer: inverting	7-127
HC/HCT147 10-to-4 line priority encoder 7-137 HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-158 HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT139	, , , <del>,</del>	
HC/HCT151 8-input multiplexer 7-141 HC/HCT153 dual 4-input multiplexer 7-147 HC/HCT154 4-to-16 line decoder/demultiplexer 7-153 HC/HCT157 quad 2-input multiplexer 7-158 HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT147	·	
HC/HCT153 dual 4-input multiplexer 7-147  HC/HCT154 4-to-16 line decoder/demultiplexer 7-153  HC/HCT157 quad 2-input multiplexer 7-158  HC/HCT158 quad 2-input multiplexer; inverting 7-163  HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7-168	HC/HCT151		
HC/HCT157quad 2-input multiplexer7-158HC/HCT158quad 2-input multiplexer; inverting7-163HC/HCT160presettable synchronous BCD decade counter; asynchronous reset7-168		· · · · · · · · · · · · · · · · · · ·	
HC/HCT157quad 2-input multiplexer7-158HC/HCT158quad 2-input multiplexer; inverting7-163HC/HCT160presettable synchronous BCD decade counter; asynchronous reset7-168	HC/HCT154	4-to-16 line decoder/demultiplexer	7-152
HC/HCT158 quad 2-input multiplexer; inverting 7-163 HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7-168		·	
HC/HCT160 presettable synchronous BCD decade counter; asynchronous reset 7–168			
, , , , , , , , , , , , , , , , , , , ,			

<sup>\*</sup> Types with a bus driver output stage.

## Numeric Index

type no.	description	page
HC/HCT162	presettable synchronous BCD decade counter; synchronous reset	7–182
HC/HCT163	presettable synchronous 4-bit binary counter; synchronous reset	7-188
HC/HCT164	8-bit serial-in/parallel-out shift register	7-194
HC/HCT165	8-bit parallel-in/serial-out shift register	7-199
HC/HCT166	8-bit parallel-in/serial-out shift register; with reset	7-205
HC/HCT173*	quad D-type flip-flop; positive-edge trigger; 3-state	7-212
HC/HCT174	hex D-type flip-flop with reset; positive-edge trigger	7-218
HC/HCT175	quad D-type flip-flop with reset; positive-edge trigger	7-223
HC/HCT181	4-bit arithmetic logic unit	7-228
HC/HCT182	look-ahead carry generator	7-230
HC/HCT190	presettable synchronous BCD decade up/down counter	7-235
HC/HCT191	presettable synchronous 4-bit binary up/down counter	7-246
HC/HCT192	presettable synchronous BCD decade up/down counter	7-257
HC/HCT193	presettable synchronous 4-bit binary up/down counter	7-263
HC/HCT194	4-bit bidirectional universal shift register	7-269
HC/HCT195	4-bit parallel access shift register	7-276
HC/HCT221	dual non-retriggerable monostable multivibrator with reset	7-282
HC/HCT237	3-to-8 line decoder/demultiplexer with address latches	7-284
HC/HCT238	3-to-8 line decoder/demultiplexer	7-285
HC/HCT240*	octal buffer/line driver; 3-state; inverting	7-290
HC/HCT241*	octal buffer/line driver; 3-state; output enables active LOW or HIGH	7-295
HC/HCT242*	quad bus transceiver; 3-state; inverting	7-300
HC/HCT243*	quad bus transceiver; 3-state	7-305
HC/HCT244*	octal buffer/line driver; 3-state; output enable active LOW	7-310
HC/HCT245*	octal bus transceiver; 3-state	7-315
HC/HCT251	8-input multiplexer; 3-state	7-320
HC/HCT253B*	dual 4-input multiplexer; 3-state	7-326
HC/HCT257*	quad 2-input multiplexer; 3-state	7-332
HC/HCT258	quad 2-input multiplexer; 3-state; inverting	7-337
HC/HCT259	8-bit addressable latch	7-338
HC7266	quad 2-input EXCLUSIVE-NOR gate	7-344
HC/HCT273	octal D-type flip-flop with reset; positive-edge trigger	7-347
HC/HCT280	9-bit odd/even parity generator/checker	7-353
HC/HCT283	4-bit binary full adder with fast carry	7-357
HC/HCT297	digital phase-locked-loop filter	7-363
HC/HCT299*	8-bit universal shift register; 3-state	7-371
HC/HCT354*	8-input multiplexer/register with transparent latches; 3-state	7-378
HC/HCT356*	8-input multiplexer/register; 3-state	7–380
HC/HCT365*	hex buffer/line driver; 3-state	7-382
HC/HCT366*	hex buffer/line driver; 3-state; inverting	7-387

<sup>\*</sup> Types with a bus driver output stage.

## Numeric Index

type no.	description	page
HC/HCT367*	hex buffer/line driver; 3-state	7-392
HC/HCT368*	hex buffer/line driver; 3-state; inverting	7-397
HC/HCT373*	octal D-type transparent latch; 3-state	7-402
HC/HCT374*	octal D-type flip-flop; positive-edge trigger; 3-state	7-408
HC/HCT377	octal D-type flip-flop with data enable; positive-edge trigger	7-414
НС/НСТ390	dual decade ripple counter	7-420
HC/HCT393	dual 4-bit binary ripple counter	7-426
HC/HCT423	dual retriggerable monostable multivibrator with reset	7-431
HC/HCT533*	octal D-type transparent latch; 3-state; inverting	7-438
HC/HCT534*	octal D-type flip-flop; positive-edge trigger; 3-state; inverting	7–444
HC/HCT540*	octal buffer/line driver; 3-state; inverting	7-450
HC/HCT541*	octal buffer/line driver; 3-state	7-451
HC/HCT563*	octal D-type transparent latch; 3-state; inverting; bus oriented pin-out	7-452
HC/HCT564*	octal D-type flip-flop; positive-edge trigger; 3-state; inverting; bus oriented pin-out	7-458
HC/HCT573*	octal D-type transparent latch; 3-state; bus oriented pin-out	7-463
HC/HCT574*	octal D-type flip-flop; positive-edge trigger; 3-state; bus oriented pin-out	7-469
HC/HCT583	4-bit BCD full adder with fast carry	7~474
HC/HCT597	8-bit shift register with input flip-flops	7-475
HC/HCT7597	8-bit shift register with input latches	7-476
HC/HCT640*	octal bus transceiver; 3-state; inverting	7-484
HC/HCT643*	octal bus transceiver; 3-state; true/inverting	7-489
HC/HCT646*	octal bus transceiver/register; 3-state	7-494
HC/HCT648*	octal bus transceiver/register; 3-state; inverting	7-500
HC/HCT670*	4 x 4 register file; 3-state	7-506
HC/HCT688	8-bit magnitude comparator	7~512
HC/HCT4002	dual 4-input NOR gate	7-517
HC/HCT4015	dual 4-bit serial-in/parallel-out shift register	7-521
HC/HCT4016	quad bilateral switches (uncompensated switches)	7-522
HC/HCT4017	Johnson decade counter with 10 decoded outputs	7-534
HC/HCT4020	14-stage binary ripple counter	7-542
HC/HCT4024	7-stage binary ripple counter	7-547
HC/HCT4040	12-stage binary ripple counter	7-552
HC/HCT4046A	phase-locked-loop with VCO	7-557
HC4049	hex inverting HIGH-to-LOW level shifter	7-582
HC4050	hex HIGH-to-LOW level shifter	7-587
HC/HCT4051	8-channel analog multiplexer/demultiplexer	7-592
HC/HCT4052	dual 4-channel analog multiplexer/demultiplexer	7-605
HC/HCT4053	triple 2-channel analog multiplexer/demultiplexer	7-617
HC/HCT4059	programmable divide-by-n counter	7-631
HC/HCT4060	14-stage binary ripple counter with oscillator	7-634

<sup>\*</sup> Types with a bus driver output stage.

## Numeric Index

type no.	description	page
HC/HCT4066	quad bilateral switches	7-644
HC/HCT4067	16-channel analog multiplexer/demultiplexer	7-645
HC/HCT4075	triple 3-input OR gate	7-647
HC/HCT4094	8-stage shift-and-store bus register	7-650
HC/HCT4316	quad bilateral switches; with separate analog ground	7-656
HC/HCT4351	8-channel analog multiplexer/demultiplexer with latch	7-669
HC/HCT4352	dual 4-channel analog multiplexer/demultiplexer with latch	7-683
HC/HCT4353	triple 2-channel analog multiplexer/demultiplexer with latch	7-697
HC/HCT4510	BCD up/down counter	7-711
HC/HCT4511	BCD to 7-segment latch/decoder/driver	7-713
HC/HCT4514	4-to-16 line decoder/demultiplexer with input latches	7-720
HC/HCT4515	4-to-16 line decoder/demultiplexer with input latches; inverting	7-727
HC/HCT4516	binary up/down counter	7-734
HC/HCT4518	dual synchronous BCD counter	7-736
HC/HCT4520	dual synchronous 4-bit binary counter	7-742
HC/HCT4538	dual retriggerable precision monostable multivibrator	7-748
HC/HCT4543	BCD to 7-segment latch/decoder/driver for LCDs	7-754
HC/HCT7030	9-bit x 64-word FIFO register; 3-state	7-764
HC/HCT7046A	phase-locked-loop with lock detector	7-767
HC/HCT40102	8-bit synchronous BCD down counter	7-792
HC/HCT40103	8-bit synchronous binary down counter	7-799
HC/HCT40104*	4-bit bidirectional universal shift register; 3-state	7-807
HC/HCT40105	4-bit x 16-word FIFO register	7-813

<sup>\*</sup> Types with a bus driver output stage.

#### 2

# Signetics

# Section 2 Ordering Information


**HCMOS Products** 




# Ordering Information

**HCMOS Products** 

#### TYPE NUMBER DESIGNATIONS





\* Example suffix "B": this type has bus driver output capability in contrast with the plane version.

2-3

January 1986




## 3

# **Signetics**

# Section 3 Quality and Reliability

**HCMOS Products** 



# **Quality and Reliability**

#### **HCMOS Products**

#### QUALITY ASSURANCE

Our Quality Department is fully involved in all stages of the production cycle of our HCMOS family of logic ICs:

- design and development
- wafer fabrication
- assembly
- inspection and testing
- batch release
- customer liaison.

This results in continuous feedback of data which enables us to refine production conditions, test methods and designs to yield optimum quality in the final application.

#### Design and development

Layout rules and design parameters for our HCMOS family of ICs are specified in our Design Manual which reflects more than ten years' experience in CMOS silicon-gate production.

During the CAD generation of new circuit designs, layouts are automatically checked against the rules laid down in the Design Manual. Each layout is further checked by the Quality Department against not only the Design Manual requirements, but also the capabilities of the assembly process and product specifications.

#### Wafer fabrication

To realize the full performance potential of our HCMOS technology we have developed a new organizational structure for the wafer fabrication process. Production flow is now divided between technology-oriented Control Groups that are responsible for

- process control
- equipment engineering
- calibration
- contamination control
- training.

Activities of these Groups are coordinated by Process Engineering and supported by extensive data-processing facilities.

Figure 1 shows the flow of wafers through the various fabrications stages and the associated process controls. Overall wafer fabrication activity, Fig.2, is monitored by frequent audits by the Quality Department.

#### Assembly

Quality control is fully integrated with the assembly process, as shown in Fig.3.


Dice are assembled into packages on highly automated assembly lines. Fully automatic die attach and wire bonding ensure a high and consistent assembly quality. Tube to tube handling after moulding ensures excellent mechanical and visual quality.


#### Quality improvement programme


To develop quality awareness in all areas of our Integrated Circuit Group, we have instituted a 14-step Quality Improvement Programme. This programme, with its regular Quality College courses, is designed to improve all aspects of our IC-business by:

- · Monitoring the quality of
  - R&D
  - wafer fabrication
  - assembly
  - marketing and sales
  - support services
  - stores and shipping.
- Extending responsibility for error-cause removal to everyone in the operation.
- · Making everyone aware of performance indicators.
- Improving response to customers' problems and improving resultant cause tracing.
- Continuous analysis of product performance to enable continual specification improvement.
- · Regular quality audits and analysis.

We are totally committed to quality improvement and invite our customers to share in achieving it.







#### **NEW PRODUCT RELEASE**

The Quality Department is involved not only in the design and development phases of new products, but also in the qualification and approval of new diffusion processes, packages and assembly methods. Improvements or changes in either product or process must be fully specified, qualified and approved before entering production. As an example, Table 1 lists the qualification tests for a new wafer fabrication process.

TABLE 1 Wafer fabrication process qualification tests conditions test duration 150°C, 6 V electrical endurance 2000 h electrical endurance 175°C, 6 V 2000 h THB 85°C, 85% RH, 6 V 2000 h 132°C, 85% RH, 6 V 150 h autoclave -65°C to 150°C temperature cycling 1000 cycl. storage --65°C 1000 h low temperature storage -+150°C high temperature 1000 h electrostatic discharge 1,5 k $\Omega$ , 100 pF, >2 kV

#### ACCEPTANCE AND PERIODIC TESTING

Following the 100% final electrical test, each lot of our HCMOS ICs is sampled by the Quality Department for Acceptance testing. In Group A, a full inspection over the rated temperature range is performed on each device to the following AQLs:

. )	AQL (combined) (%)	inspection level
functional + electrical parameters	0,1	11
visual + mechanical	0,1	15

Electrical parameters include all those quoted in the device Data Sheet; visual and mechanical inspection includes marking legibility, straightness of pins, plating and appearance.

A further sample is drawn weekly from each structurallysimilar group of ICs and subjected to Group B testing:


- dimensions
- solderability
- temperature cycling (10 cycles)
- electrical endurance (168 h at 125 °C).

To explore quality in further depth, each structurallysimilar group is further sampled quarterly and subjected to Group C Tests (see Table 8). Some THB tests and endurance tests of longer than 1000 h are also performed to examine long-term effects.

Every reject, found by us or returned by a customer, is subjected to in-depth failure analysis using the most comprehensive and up-to-date equipment. The results obtained provide valuable data that is used for continual product improvement.

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

The improved CMOS technology used for our HCMOS family allows polysilicon resistors to be used at all inputs to slow down fast input transients due to electrostatic discharges and dissipate some of their energy. Despite the improved protection provided by these resistors, and the use of two stages of diode clamping, Fig.4, the usual CMOS handling precautions should still be observed. (See the section Handling Precautions.)



ESD resistance of our HCMOS is measured for both positive and negative discharge from a 100 pF capacitor through a 1,5 k $\Omega$  resistor. Pulse rise time is 13±2 ns. Results obtained from Acceptance testing are given in Table 2.

TABLE 2 ESD resistance of our HCMOS ICs (cumulative results)

	polarity	1% fail	50% fail
inputs	positive	2050 V	2700 V
	negative	2300 V	>3000 V
outputs		>3000 V	>3000 V
supply		>3000 V	>3000 V




Fig.5 Process average rejects level (in ppm) for (a) electrical parameters and functions combined; (b) function only; (c) mechanical and visual defects. Target quality levels are also indicated

#### **OUTGOING QUALITY**

The results from Quality Department Acceptance testing provide a good indication of the outgoing quality of our HCMOS ICs. Figure 5 shows, in terms of 'electrical parameters and functions' and 'mechanical and visual', the reject levels recorded in ppm (parts per million) for 1983, 1984 and the first half of 1985, together with the projected levels for 1985 and 1986.

## ENDURANCE AND ENVIRONMENTAL TEST RESULTS

#### Temperature-humidity-bias

THB testing measures the moisture resistance of plastic DIL and SO packages. It is performed at 85  $^{\circ}\text{C}$  and 85% relative humidity with VCC = 6 V. Electrical measurements (against the Device Specification) are made after 168 h, 500 h, 1000 h and every 1000 h thereafter. Functional failures are subjected to failure analysis.

Results from tests done from 1983 to September 1985, Table 3, show the excellent moisture resistance of our packages, even after extended test durations.

Results of THB testing confirm that there is no significant difference between the results of tests on ICs in DIL and SO packages.

# TABLE 3 Temperature-humidity-bias (85 $^{\circ}$ C/85% RH/6 V)

#### DIL package

test time (h)	sample	failures	cumulative	
	N	param.	function	% failure
1000	1685	3	3	0,36
2000	1018	3	6	0,88
3000	420	5	8	3,10
4000	360	6	5	3,06
6000	120	3	3	5,00

#### SO package

test time	sample	failure (	cum)	cumulative
(h)	N	param.	function	% failure
1000	350	0	0	0
2000	100	0	0	0
3000	40	0	0	0

Failure analysis of rejects:

Parameter: ICC leakage.

Function: mostly corrosion, some ICC leakage.

#### Autoclave with bias

This is essentially an accelerated THB test with an acceleration factor of 30. This means that 120 hours' autoclave is comparable with 3600 hours' THB. We have extended the conventional autoclave test to include 6 V bias at a temperature of 132 °C in unsaturated steam at a relative humidity of 85% and a pressure of 250 kPa (2,5 atmospheres). The results given in Table 4 attest to the excellence of the silicon-nitride/polysilicon-gate protection layer and the workmanship of the package.

DIL packag	je			
test time	sample	failures	(cum)	cumulative
(h)	N	param.	function	% failure
120	700	6	3	1,29
180	530	1	6	1,32
240	530	5	13	3,40
300	530	3	23	4,91
360	480	3	31	7,08
SO package	•			
test time	sample	failures	failures (cum)	
(h)	N	param.	function	% failure

1,33

1,33

0

Failure analysis of rejects: Parameter: ICC leakage.

150

150

240

300

360

Function: mostly corrosion, some ICC leakage.

2


#### Accelerated life testing

To obtain data for failure rate predictions quickly, some life tests are done at raised temperatures. ICs are powered by their maximum supply voltage; ambient temperatures are up to 150 °C for ICs in plastic packages, and 225 °C for ICs in special/ceramic evaluation packages. ICs are tested for function and electrical parameters before the test starts, and then after 48 h, 168 h, 1000 h, and then every 1000 h. Every failure found is analysed. The results from such testing of many types of 74HC and 74HCT ICs in plastic DIL and SO packages are summarized in Tables 5 and 6. No significant difference between te results obtained from different

packages has been detected. In Table 6 the results given in Table 5 are derated to 50°C operating temperature, using an activation energy EA of 0,7 eV. Figure 6 gives the derate failure rates for various activation energies.

Т		test dura	tion (h)	
(°C)	1000	2000	4000	8000
		(failures,	'sample)	
Plastic D	IL			
125	0/77			
150	9/3600	8/1289	2/568	2/160
175	2/320	3/320	3/80	
225	0/48			
6 x parar SO	neter (I <sub>CC</sub> ), 6 :	x function (I <sub>C</sub>	C, gate oxide	1/40

	TAB	SLE 6					
Failure rates (from test data of Table 5)							
test		50°C					
temp. T (°C)	device hours (10 <sup>6</sup> )	device hours (10 <sup>6</sup> )	failures				
Plastic DIL							
125	0,077	8,8	0				
150	6,465	2463,1	9				
175	0,800	892,6	3				
225	0,048	330,7	0				
	Total:	3695,2	12				
so							
150	1,188	452	2				
Extrapolated	failure rate at 50	°C for E <sub>A</sub> = 0,7 eV					
Plastic DIL:	$\lambda = 3.2 \text{ FITS } (3.2)$	2 x 10 <sup>-9</sup> /h);					
		3 x 10 <sup>-9</sup> /h) at 60%	confidence				
SO:	$\lambda = 4,4 \text{ FITS } (4,4)$	‡ x 10 <sup>-9</sup> /h);					
,	$\lambda = 6.8 \text{ FITS } (6.8)$	3 x 10 <sup>-9</sup> /h) at 60%	confidence				



## Fig.6 Projected failure rates for our HCMOS ICs as a function of temperature, with activation energy as parameter

#### Temperature cycling

Cycling between -65°C and +150°C generates stresses that test the structural integrity of dice and packages. We perform this test according to the requirements of MIL-STD-883C, Method 1010, Condition C. Samples are checked before and after the test for function and electrical parameters against the published values. Two failures have been observed in 1200 cycles, as reported in Table 7.

TABLE 7
Temperature cycling: -65 °C to +150 °C in dry air

	DIL		so		
no. of cycles	samples	failures (cum)	samples	failures (cum)	
200	1686	0	1016	0	
400	1492	0	1016	0	
800	997	0	1016	1	
1200	360	0	594	2	
1600	195	0	288	0	
2000	195	0	288		
2400	195	0			

failures: 2 x die crack.

#### RELIABILITY TEST PROGRAM

Conditions for the endurance tests performed regularly on structurally-similar groups of our HCMOS products are derived from IEC68 and MIL-STD-883C specifications. These are listed in Table 8, together with results obtained during 1983 and 1984.

TABLE 8 Periodic reliability test program: 1983/1984 results								
sub- group	description	IEC 68	derived from MIL-STD-883C method no.	plastic N	DIL nF	S N	O n	
C1	dimensions	_	2016	324	0	36	0	
C2	marking permanence	_	2015	440	0	72	0	
C3	robustness of termination	68-2-21	2004	234	0	108	0	
	- tensile	Test Ua	cond. A					
	<ul><li>bending</li></ul>	Test Ub	cond, B1		(			
	<ul> <li>lead fatigue</li> </ul>	Test Ub	cond. B2					
C4	temperature treatments (sequential)  — resistance to soldering heat (10 s at 300°C)			1739	0	157	0	
	- thermal shock (10 x 0°C to 100°C)	68-2-27 Test Nc	1011 cond. A					
	<ul> <li>temperature cycling (10 x -65°C to +150°C)</li> <li>storage to 85°C and 85% RH for 21 days</li> </ul>	68-2-14 Test Na	1011 cond. C					
C6	THB* 85 °C/85% RH/6 V/1000 h	68-2-3 Test Ca	1004	(see Ta	able 3)			
C8	electrical endurance 1000 h at 125 °C	00 2 0 1 1 1 1 1 1 1	1005		ables 5 and	6)		
C10	temperature cycling		,	(000 /		-,		
	200 x -65 °C to +150 °C	68-2-14 Test B	1010 cond, C	1686	0	1016	0	
C11	storage endurance 1000 h at $T_a = 150$ °C	68-2-2 Test Ba	1008 cond. C	863	0	105	0	
C12	storage endurance $1000 \text{ h at } T_a = -65 ^{\circ}\text{C}$	68-2-1 Test Ab		625	0	105	0	
C13	transient energy		3015					
C15	salt mist	68-2-11 Test Ka	1009 cond. A					
	solderability	68-2-20 Test T	2003	960	1	384	0	
	autoclave		×					
	121 °C/100% RH/60 h			548	0	160	0	
* Temp	erature-humidity-bias.		N = sample size, n <sub>F</sub> = number failu	res.				

# Section 4 Rating Systems

**HCMOS Products** 



# Rating Systems

#### **HCMOS Products**

#### **RATING SYSTEMS**

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

## DEFINITIONS OF TERMS USED Electronic device.

An electronic tube or valve, transistor or other semiconductor device.

Note: This definition excludes inductors, capacitors, resistors and similar components.

#### Characteristic

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

#### Bogey electronic device

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those charactersistics which are directly related to the application.

#### Rating

A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note: Limiting conditions may be either maxima or minima.

#### Rating system

The set of principles upon which ratings are established and which determine their interpretation.

Note: The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

#### **ABSOLUTE MAXIMUM RATING SYSTEM**

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

#### **DESIGN MAXIMUM RATING SYSTEM**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

#### **DESIGN CENTRE RATING SYSTEM**

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

# 5

# Signetics

Section 5 HC/HCT/HCU User's Guide

**HCMOS Products** 



# **Signetics**

# **User's Guide**

### **HCMOS Products**

#### INTRODUCTION

The 74HC/HCT/HCU family is a comprehensive range of high-speed CMOS (HCMOS) integrated circuits. Whilst retaining all the advantages of CMOS technology - wide operating voltage range, very low power consumption, high input noise immunity and wide operating temperature range - these circuits have the high-speed and drive capabilities of low-power Schottky TTL (LSTTL). An extensive product range (most TTL functions and some devices from the successful HE4000B series: analog multiplexers, long time-constant multivibrators, phase-locked loops) and the aforementioned performance open new avenues in system design.

For comparison, the key performance parameters of HCMOS are shown with those of other technologies in Table 1. The propagation delay of metal-gate CMOS ruled out CMOS for many applications until the arrival of our HE4000B series. Now, our 3 µm gate HCMOS technology has a speed comparable to LSTTL while retaining the important CMOS qualities, see Fig.1.

Table 2 compares the operating characteristics of the 74HC and 74HCT IC types with those of LSTTL in more

detail. 74HC and 74HCT devices are ideal for use in new equipment designs and, as alternatives to TTL devices, in existing designs. The 74HCT circuits which are direct replacements for LSTTL circuits also enhance performance in many respects.




Fig. 1 Propagation delay as a function of load capatance;  $V_{CC} = 5 \text{ V}$ ,  $T_{amb} = 25 \,^{\circ}\text{C}$ .

Table 1 Comparison of CMOS and TTL technologies; supply voltage  $V_{CC}$  = 5 V; ambient temperature  $T_{amb}$  = 25 °C; load capacitance  $C_L$  = 15 pF

	- 55		41112		-	_			
parameter	technology	HCMOS	metal gate CMOS	standard TTL	low-power Schottky TTL	Schottky TTL	advanced low-power Schottky TTL	advanced Schottky TTL	Fairchild advanced Schottky TTL
parameter	family	74HC	4000 CD HE	74	74LS	74S	74ALS	74AS	74F
Power diss	sipation, typ. (mW)								
Gate	static	0.0000025	0.001	10	2	19	1.2	8.5	5.5
Gate	dynamic @ 100 kHz	0.075	0.1	10	2	19	1.2	8.5	5.5
Counter	static	0.000005	0.001	300	100	500	60	-	- 190
Counter	dynamic @ 100 kHz	0.125	0.120	300	100	500	60	-	190
Propagatio	on delay (ns)							1	
Gate	typical	8	94 40	10	9.5	3	4	1.5	3
Jule	maximum	14	190 80	20	15	5	7	2.5	4
Delay/pov	ver product (pJ) at 100 kHz	0.52	9 4	100	19	57	4.8	13	16.5
Maximum	clock frequency (MHz)								l
	typical	55	4 12	25	33	100	60	160	125
D-type flip									1
	minimum	30	2 6	15	25	75	40	-	100
Counter	typical	45	2 6	32	32	70	45	-	125
Counter	mìnimum	25	1 3	25	25	40	-	-	100
Output dr	ive (mA)	1						ļ	
	standard outputs bus outputs	6	0.51 0.8 1.6	16 48	8 24	20 64	8 24	20 48	20 64
Fan-out (	LS-loads)		1						
	standard outputs bus outputs	10 15	1 2	40 120	20 60	50 160	20 60	50 120	50 160

Table 2: Comparison of HCMOS and LSTTL circuits ( $V_{CC}$  = 5 V unless stated otherwise;  $C_L$  = 50 pF)

characteristic	74HCXXX (note 1) 74HCTXXX	74LSXXX
Max. quiescent power dissipation over temp, range at V <sub>CCmax</sub>		
per gate (mW)	0.027	6
per flip-flop (mW)	0.11	22
per 4-stage counter (mW)	0.44	175
per transceiver/buffer (mW)	0.055	60
Max. dynamic power dissipation ( $C_1 = 50 \text{ pF}$ )		
at f <sub>i</sub> (MHz) 0.1	1 10	0.1 to 1 10
per gate (mW) 0,25	2.25 22	6 22
per flip-flop (mW) 0,35	2.5 24	22 27
per 4-stage counter (mW) 0.70	3 27	175 200
per buffer/transceiver (mW) 0.30	2.5 24	60 90
Operating supply voltage (V)	2 to 6 (HC)	4.75 to 5.25
Operating supply voltage (V)	4.5 to 5.5 (HCT)	4.75 10 5.25
Operating temperature range (°C)	-40 to +85	0 40 170
Operating temperature range ( C)		0 to +70
Many makes magnin (V / V/ V/ V/	-40 to +125	0.7/0.4
Max. noise margin ( $V_{NMH}/V_{NML}V$ ; $I_{OHCMOS} = 20 \mu A$ ; $I_{OLSTTL} = 4 mA$ )	1.4/1.4 (HC)	0.7/0.4
Immerican Gallery and Inc.	2.9/0.7 (HCT)	
Input switching voltage stability over temp, range	±60 mV	±200 mV
Min. output drive current at Tamb max and VCCmin (mA)		
source current (V <sub>OH</sub> = 2.7 V; note 2)		·
standard logic	<b>-8</b>	-0.4
bus logic	<b>–12</b>	-2.6
sink current		
standard logic (V <sub>OL</sub> = 0.4 V)	4	4
standard logic (VOL = 0.5 V)	6	8
bus logic ( $V_{OL} = 0.4 \text{ V}$ )	8	12
bus logic ( $V_{OL} = 0.5 \text{ V}$ )	9	24
Typ. output transition time (ns) (C <sub>1</sub> = 15 pF)		
standard logic		
<sup>t</sup> TLH	6	15
t <sub>THL</sub>	6	6
bus logic		
t <sub>TLH</sub>	4	15
t <sub>THI</sub>	4	6
Typ. propagation delay (ns) (C <sub>1</sub> = 15 pF; note 3)	7	U
gate tpHL/tpLH	8/8	8/11
flip-flop tpLH	14	
•	14	15
Typ. clock rate of a flip-flop; note 5 (MHz)	· · ·	22
	50	33
Max. input current (μA)		400
<u> </u>  L	-1	-400 to -800
2 IIH	1 1	40
3-state output leakage current (± μA)	5	20
Reliability (%/1000 h at 60% confidence level)	_ 0.0005	0.008 (note 4)

#### Notes

- 1. Data valid for HCMOS between -40 °C and +85 °C.
- 2.  $V_{OH}$  for a few LSTTL bus outputs is specified as 2.4 V.
- 3. Refer to data sheets for the effect of capacitive loading.
- 4. RADC report.
- 5. Measured with a 50% duty factor for HCMOS. For LSTTL, per industry convention, the maximum clock frequency is specified with no constraints on rise and fall times, pulse width or duty factor.

# 5

# User's Guide

#### CONSTRUCTION

Our HCMOS family is a result of a continuing development programme to enhance the proven polysilicon-gate CMOS process. Figure 2 shows the construction of a basic inverter from the HE4000B series and its HCMOS successor.

The polysilicon gate of a HCMOS transistor is deposited over a thin gate oxide before the source and drain diffusions are defined. Source and drain regions are formed using ion implantation, with the polysilicon gates acting as masks for the implantation. The source and drain are automatically aligned to the gate, minimizing gate-to-source and gate-to-drain capacitances. In addition, the junction capacitances, which are proportional to the junction area, are reduced because of the shallower diffusions. Figure 3(c) shows the parasitic capacitances in a CMOS inverter.

In a metal-gate CMOS transistor, the source and drain are formed before the gate is deposited. Moreover, the metal gate must overlap the source and drain to allow for alignment tolerances. This is why a metal-gate CMOS


transistor has a higher overlap capacitance than an HCMOS transistor. Furthermore, the deeper diffusions of metal-gate CMOS make the junction capacitance larger.


In a silicon-gate MOS transistor, there are three interconnect layers (diffusion, polysilicon and metal) instead of the two layers (diffusion and metal) in a metal-gate MOS transistor. This makes a silicon-gate MOS transistor more compact. The shorter gate length means higher drive capability, which in turn increases the speed at which a silicon-gate MOS transistor can charge or discharge junction capacitance. The drain current of a saturated MOS transistor which determines the speed of the transistor is:

$$I_{DS} = \frac{-\beta}{2} \times \frac{\text{gate width}}{\text{gate length}} \times (\text{gate voltage - threshold voltage})^2$$

where  $\beta$  is the current gain factor which is proportional to the thickness of the oxide layer.

The threshold voltage is typically 0.7 V for HCMOS.





### AC CHARACTERISTICS

### **Test conditions**

The propagation delays and transition times specified in the HCMOS data sheets are guaranteed when the circuits are tested according to the conditions stated in the chapter 'Family Characteristics', section 'Family Specifications'. For some circuits such as counters and flip-flops, the test conditions are defined further by the a.c. set-up requirements specified in the data sheet.

Values given in the data sheets are for the whole operating temperature range (-40 to +125 °C) and the supply voltages used are 2.0 V, 4.5 V and 6.0 V for 74HC devices, and 4.5 V for 74HCT devices. This is a much tougher specification than that commonly used for LSTTL, where the characteristics are usually only specified at 25 °C and for a 5 V supply. Furthermore, the published a.c. characteristics of HCMOS are guaranteed for a capacitive test load of 50 pF, a more realistic load than the 15 pF specified for LSTTL and one that loads the device as the output switches. The published values for HCMOS are therefore representative of those measured in actual systems.

### Comparing the speed of HCMOS and LSTTL

A feature of a HCMOS circuit is its speed - in general, comparable to that of its LSTTL equivalent. Owing to the different (more informative) way of specifying data for HCMOS devices, it will be useful to indicate how to compare the published data for HCMOS and LSTTL.

For example, in an LSTTL specification, the use of a 15 pF load instead of a 50 pF one means the maximum propagation delays and enable times published for the LSTTL device will be up to 2.5 ns (typ. 1.3 ns) shorter than those for the HCMOS equivalent. In addition, measuring at the nominal LSTTL supply voltage of 5 V instead of 4.5 V (HCMOS) reduces propagation delays and enable times by a further 10%. So, a 30 ns propagation delay for a HCMOS device is equivalent to a (30 - 2.5)0.9 = 25 ns delay for an LSTTL device measured at 4.5 V and with a 15 pF load.

Disable times are measured under different test conditions too - for HCMOS with a  $50\,\mathrm{pF},\ 1\,\mathrm{k}\Omega$  load, for LSTTL with a  $5\,\mathrm{pF},\ 2\,\mathrm{k}\Omega$  load or for a  $45\,\mathrm{pF},\ 667\,\Omega$  load. To compare a HCMOS disable time with that for a LSTTL device with a  $5\,\mathrm{pF}$  load, subtract 4 ns from the published HCMOS disable time and multiply by 0.9. To compare a value for a  $45\,\mathrm{pF}$  load, subtract 2 ns and multiply by 0.9. For example, a  $30\,\mathrm{ns}$  HCMOS disable time is equivalent to (30 - 4)0.9 =  $23\,\mathrm{ns}$  for a  $5\,\mathrm{pF}$  load and (30 - 2)0.9 =  $25\,\mathrm{ns}$  for a  $45\,\mathrm{pF}$  load.

Set-up hold and removal times are not affected by output load, only by supply voltage. To compare a pub-

lished HCMOS value with an LSTTL value, multiply the HCMOS value by 0.9.




Fig. 4 Typical output transition times as a function of load capacitance;  $T_{amb}$  = 25 °C; for 74HCT circuits the data at  $V_{CC}$  = 4.5 V only is valid.

Operating frequency is also unaffected by output load, but is affected by supply voltage. To compare a published HCMOS value with an LSTTL value, multiply the value for HCMOS at 4.5 V by 1.1.

In general, these guidelines apply both to 74HC and to 74HCT devices. For 74HCT devices however, the propagation delay is the time for the output to reach 1.4 V (compared with 50%V<sub>CC</sub> for 74HC devices), so HIGH-to-LOW output transition times are slightly more dependent on load and the LOW-to-HIGH transition times are slightly less dependent on load than the 74HC versions.

## Propagation delays and transition times

The symmetrical push-pull output structure of both 74HC and 74HCT devices gives symmetrica rise/fall times and provides for a well-balanced system design. Table 3 shows the maximum output transition times for all standard and bus-driver HCMOS outputs.

The influence of capacitive loading on output transitions is shown in Fig.4; A good approximation of the output transition times can be calculated using the data of Table 4.

Table 3: Maximum output transition times (C<sub>L</sub> = 50 pF)


			put transition t T <sub>amb</sub> =85°C	ime (ns) T <sub>amb</sub> = 125°C
standard	2	75	95	110
output	4.5*	15	19	22
	6	13	16	19
bus-driver	2	60	75	90
output	4.5*	12	15	18
	6	10	13	15

<sup>\* 74</sup>HC and 74HCT devices; all other data for 74HC devices only.


Table 4: Typical output transition times for load capacitances greater than the standard 50 pF load, see Fig.4

V <sub>CC</sub>	t <sub>THL</sub> or	t <sub>TI H</sub>
	standard output	bus-driver output
2.0 V	18.5 ns + 0.32 ns/pF	12.5 ns + 0.22 ns/pF
4.5 V	6.6 ns + 0.12 ns/pF	4.5 ns + 0.077 ns/pF
6.0 V	5.6 ns + 0.10 ns/pF	3.8 ns + 0.065 ns/pF


Note: values in pF are the load capacitance minus 50 pF.







(b)  $V_{CC} = 4.5 \text{ V}$ 




(c) V<sub>CC</sub> = 2 V

expected maximum
 typical value

Fig. 5 Increase in propagation delay for 74HC devices as a function of load capacitance;  $T_{amb} = 25$  °C.

A parameter specified for TTL devices is the output short-circuit current HIGH (IOS). Originally intended to reassure the TTL user that the device would withstand accidental grounding, this parameter has become a measure of the ability of the circuit to charge the line capacitance and is used to calculate propagation delays. In CMOS devices however, there is no need to specify IOS because the purely capacitive loads allow extrapolation of the a.c. parameters over the whole loading range. Figure 5 (for 74HC devices) and Fig.6 (for 74HCT devices) show the increase in propagation delay for loads greater than 50 pF. The additional delay can be calculated from the output saturation current (short-circuit current). Referring to the output characteristics (Figs.31 to 34), the propagation delay is the time taken for the output voltage to reach 50%



of V<sub>CC</sub> for 74HC devices, or 1.4 V for 74HCT devices. Since a saturated output transistor acts as a current source, the additional delay is  $\Delta$ CV/I, where  $\Delta$ C is the load capacitance minus 50 pF, V is the voltage swing at the output to the switching level of the next circuit, and I is the average source current of the saturated output.

### Supply voltage dependence of propagation delay

The dynamic performance of a CMOS device depends on its drain characteristics. These are related to the switching thresholds and the gate-to-source voltage VGS which is equal to the supply voltage VCC. A reduction in VCC adversely affects the drain characteristics, increasing the propagation delays.

Over the supply voltage range of 74HCT devices,  $4.5\,\text{V}$  to  $5.5\,\text{V}$ , the effects of different propagation delays on performance are minimal. Over the supply voltage range of 74HC circuits, 2 to  $6\,\text{V}$ , the effects on performance are significant, see Figs.7 and 8.




Fig. 7 Propagation delay as a function of supply voltage;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $C_L = 50 \, \text{pF}$ .




Fig. 8 Operating frequency as a function of supply voltage;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $C_L = 50 \, \text{pF}$ .

 $T_{amb} = 25$  °C;  $V_{CC} = 4.5$  V.

### Temperature dependence of propagation delay

In TTL circuits,  $\beta$  (current gain), internal resistances and forward-voltage drops are all temperature-dependent. In HCMOS circuits, essentially only the carrier mobility, which affects the propagation delay, is temperature dependent. In general, propagation delay increases by about 0.3% per °C above 25 °C.

Between 25 °C and 125 °C.

$$t_p = t_p'(1.003)^{T_{amb}-25}$$

where:

 $t_{p'}$  is the propagation delay at 25 °C,  $T_{amb}$  is the ambient temperature in °C.

Between -40 °C and +25 °C.

$$t_p = t_p'(0.997)^{25-T_{amb}}$$

Figure 9 shows the temperature dependence of a characteristic such as propagation delay.




Fig. 9 Typical influence of temperature on a.c. parameters;  $V_{CC}$  = 5 V.

# Derating system for a.c. characteristics

Because HCMOS devices are a coherent family, manufactured under strictly-controlled conditions, it is possible to have a common set of derating coefficients for temperature and supply voltage that is valid for all a.c. characteristics of all devices. Table 5 shows the derating coefficients which are derived from the published values of the a.c. characteristics at 25 °C for  $V_{CC} = 4.5 V$ , denoted by x in the Table. The coefficients have been established after extensive high-temperature testing at many supply voltages. A temperature coefficient of  $-0.4\%^{\circ}C$  was established after comparing the test results with worst-case calculations. The voltage derating given in Table 5 is conservative compared with that shown in Fig.7 for propagation delay. For operating frequencies (Fig.8), the reciprocal of the derating coefficients shown should be used.

Table 5: Derating coefficients for the a.c. characteristics of HCMOS devices

supply	ambient tempe	erature	
voltage	25 °C	85 °C	125 °C
2 V	5 (5x)	6.25 (5y)	7.5 (5z)
4.5 V*	1 (x)	1.25 (y = 1.25 x)	1.5 (z = 1.5x)
6 V	0.85 (0.85x)	1.0625 (0.85y)	1.275 (0.85z)

All coefficients are derived from the value of the a.c. characteristic at  $V_{CC}$  = 4.5 V and  $T_{amb}$  = 25 °C denoted in the table by x.

 74HC and 74HCT devices; all other data for 74HC devices only.

### Clock pulse requirements

All HCMOS flip-flops and counters contain master-slaves with level-sensitive clock inputs. When the voltage at the clock input reaches the voltage threshold of the device, data in the master (input) section is transferred to the slave (output) section. The threshold for 74HC devices is typically 50% of  $V_{CC}$  and that for 74HCT devices is 28% of  $V_{CC}$  (1.4 V at  $V_{CC}$  = 5 V). The thresholds are virtually independent of temperature.

The use of voltage thresholds for clocking is an improvement over a.c. coupled clock inputs, but it does not make the devices totally insensitive to clock-edge rates. When clocking occurs, the internal gates and output circuits of the device dump current to ground, producing a noise transient that is equal to the algebraic sum of the internal and external ground plane noise. When a number of loaded outputs change simultaneously, the device ground reference (and therefore the clock reference) can rise by as much as  $500\,\mathrm{mV}$ . If the clock input of a positive-edge triggered device is at or near to its threshold during a noise transient, multiple triggering can occur. To prevent this, the rise and fall times of the clock inputs should be less than the published maximum ( $500\,\mathrm{ns}$  at  $V_{CC} = 4.5\,\mathrm{V}$ ).

In the HCMOS family, all the J-K flip-flops have a Schmitt-trigger circuit at the clock input, which eliminates the need to specify a maximum rise/fall time. The flip-flops 74HC/HCT73, 74, 107, 109 and 112 have special Schmitt-trigger circuits for increased tolerance to slow rise/fall times and ground noise.

The published maximum input clock frequency ratings for clocked devices are for a 50% duty factor input clock. At these rated frequencies, the outputs will swing between  $V_{CC}$  and GND, assuming no d.c. load on the outputs. This is a very conservative and reliable method of rating the

clock-input-frequency limits for HCMOS devices which are always at least as good as those for LSTLL even though they may appear to be inferior. This is because the maximum operating frequency of a TTL device is published, not for a 50% duty factor clock, but for a minimum clock pulse width.

### System (parallel) clocking

In synchronously-clocked systems, spreads in the clock threshold levels of devices can cause logic errors if slow clock edges are used. For example, if data in one circuit changes before the clock threshold of the next sequential circuit is reached, a logic error will occur, see Fig.10.




Fig. 10 In synchronously-clocked systems, changing the data in one device before the clock switching threshold of the next has been reached can cause logic errors,  $V_{ST1}$  is the clock threshold of device 1;  $V_{ST2}$  is the clock threshold of device 2.

To prevent this type of logic error, the maximum rise or fall time of the clock pulse should be less than twice the propagation delay of the flip-flop.

For a HCMOS device, the rise/fall time must be limited to 1000, 500 or 400 ns for  $V_{CC} = 2 \text{ V}$ , 4.5 V and 6 V respectively. If these times are exceeded, noise on the input or power supply rails may cause the outputs to oscillate during transitions, causing logic errors and excessive power dissipation.

### Minimum a.c. characteristics

Minimum values of a.c. characteristics are not specified in the data sheets. However, it is sometimes useful to know them, for example when checking whether data set-up and hold times are obeyed. At 25 °C and 4.5 V supply voltage, the minimum values are one quarter of the published maximum values. To calculate the minimum values at other temperatures, derate by 0.27%/°C.

Table 6 gives the derating coefficients for calculating the minimum propagation delays of HCMOS devices at various supply voltages and temperatures.

Table 6: Derating coefficient for the expected minimum propagation delay of HCMOS devices

supply	ambient ter	nperature	
voltage	25 °C	85 °C	125 °C
2 V	2 (2x)	2.34 (2y)	2.62 (2z)
4.5 V*	1 (x)	1.17 (y = $1.17x$ )	1.31 (z = 1.31x)
6 V	0.8 (0.8x)	0.936 (0.8y)	1.048 (0.8z)

All coefficients are derived from the value of the a.c. characteristic at  $V_{CC}$  = 4.5 V and  $T_{amb}$  = 25 °C denoted in the table by x.

\* 74HC and 74HCT devices; all other data for 74HC devices only.

#### POWER DISSIPATION

### Static

When a HCMOS device is not switching, the p-channel and n-channel transistors don't conduct at the same time, so leakage current flows between  $V_{CC}$  and GND. Because this leakage current is typically a few nA, HCMOS power dissipation is extremely low.

Static power dissipation can be calculated for both 74HC and 74HCT devices from the maximum quiescent current specified in the data sheets, see Table 7.

Table 7: Maximum quiescent current of HCMOS devices at V<sub>CCmax</sub>\* (V<sub>I</sub> = V<sub>CC</sub> or GND; I<sub>O</sub> = 0)

device		quiescent	current	
complexity	typical at 25 °C	25 °C	maximum 85°C	125 °C
SSI	2 nA	2 μΑ	20 μΑ	40 μA
FF	4 nA	4 μΑ	40 μΑ	80 µA
MSI	8 nA	8 μΑ	80 μΑ	160 μΑ

 <sup>6</sup> V for 74HC; 5.5 V for 74HCT.

### **Dynamic**

When a device is clocked, power is dissipated charging and discharging on-chip parasitic and load capacitances. Power is also dissipated at the moment the output switches when both the p-channel and the n-channel transistors are partially conducting. However, this transient energy loss is typically only 10% of that due to parasitic capacitance.

The total dynamic power dissipation per device (PD) is:

$$P_D = C_{PD}V_{CC}^2f_i + \Sigma(C_LV_{CC}^2f_o)$$
 (1)

where:

C<sub>PD</sub> is the power dissipation capacitance per package

fi is the input frequency

 $f_{\Omega}$  is the output frequency

is the total external load capacitance per output.

The second term of equation (1) implies summing the product of the effective output load capacitance and frequency for each output. However, a good approximation of the total dynamic power dissipation of an HCMOS system can be obtained by summing the published CpD values and load capacitance for the HCMOS devices used and, assuming an average frequency, using equation (1).

For one-shot circuits, gates configured as oscillators, phase-locked loops and devices used in a linear mode, additional dissipation is caused by static supply currents (ICC) whose values are given in the device data sheets.

#### Power dissipation capacitance

C<sub>PD</sub> is specified in the device data sheets, the published values being calculated from the results of tests described in this section. The test set-up is shown in Fig.11. The worst-case operating conditions for C<sub>PD</sub> are always chosen and the maximum number of internal and output circuits are toggled simultaneously, within the constraints listed in the data sheet. Table 8 gives the pin status for HCMOS devices during a C<sub>PD</sub> test. Devices which can be separated into independent sections are measured per section, the others are measured per device.




Fig. 11 Test set-up for determining C<sub>PD</sub>. The input pulse is a square wave between V<sub>CC</sub> and GND;  $t_r = t_f \leqslant 6 \, \text{ns}$ ;  $T_{amb} = 25 \, ^{\circ}\text{C}$ . All switching outputs are loaded with 50 pF (including test jig capacitance). Unused inputs are connected to V<sub>CC</sub> or GND.

The recommended test frequency for determining  $C_{PD}$  is 1 MHz, but this is best increased to 10 MHz when  $I_{CC}$  is low and the device quiescent current influences  $I_{CC}(AV)$ . Loading the switched outputs gives a more realistic value of  $C_{PD}$ , because it prevents transient 'through-currents' in the output stages. Furthermore, automatic testers often introduce about 30 pF to 40 pF on each device pin.

The values of  $C_{\mbox{\scriptsize PD}}$  in the data sheet have been calculated using:

$$C_{PD} = \frac{I_{dyn(device)}}{V_{CC}f_i}$$

where:

 $I_{dyn(device)} = I_{CC(AV)} - I_{dyn(load)}$ 

 $I_{dyn(load)} = \Sigma (C_L V_{CC} f_0)$ 

Table 8: Pin conditions for CPD tests.

i abie o	: Pin co		LIOI	15 1	OI.	υР	D t	CS	••																				
74HC/ HCT	equiv- alent load														pin	num	bers	i											
	(pF)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
00	50	Р	н	С	D	D	0	G	o	D	D	О	D	D	٧	_	_	_	_	_	_	_	_	_	_		_	_	
02	50									D		D	D	0	٧	-	-		-	_		_	_		_	_			
03 04	0 50									D		0	D	D	٧	-	-	-	_	_	_	-	-	-	_		-		
U04	50 50	P P								D D		D D	0	D D	V V	_	_	_	_	_	_	_	_		_		_		_
08	50		Н							D	i i	0	D	D	v					_		_	_			_	_	_	_
10	50		Н							D		D	C	Н	V	_	_			_	_	_	_	_	_		_		_
11	50					,				D		D	C	Н	v			_					_	_	_	_		_	_
14	50	Ρ	С	D	0	D	0	G	0	D	0	D	0	D	٧			_	_	_	_	_				_		_	_
20	50	Ρ	Н	0	Н	Н	С	G	0	D	D	0	D	D	٧		-		_	_	_	_	-		_	-	_	-	-
21	50	P	Н	0						D		0	D	D	٧	_	. —	_	_		_	_	_	_			-	_	_
27	50	P	_	D						D		D	С	L	٧	-	-	-	-	-	-	-	-		_	-	-		-
30	50 50									0		Н	Н	0	٧	-	-	7	-		_	-	-	_	_	_	-		_
32 42	50 100									D O		0	D L	D L	V L	P	_ V	_	-	_	_	-	-		_	-	-		
58	50															г	V	_	_	_	_	_	_	_		_		_	
73	50 50									L		L G	H	H	V H	_	_	_		_	_	_		_	_		_	-	_
74	50									o		D	D	D	v		_	_	_	_	_	_	_	_	_	_	_		_
75	50									0		0	G	P	0	0	С	_		_	_	_	_	_	_	_			_
85	50	L	Н	Ρ	Н	0	С	0	G	L	L	L	L	L	L	L	٧	_	_	_	_	_	_	_	_	_	_	_	
86	50	Р	L	С	D	D	0	G	0	D	D	0	D	D	٧	_	_		_	_	_	_	_	_	_	_	_		_
93	47									С		С	С	D	Р	_	_		_	_	_	_			_	_	_	-	_
107	50									D		D	P	Н	٧	_	-	-	_	-		_	-	_	_	_	-		
109 112	50 50									0		D	D D	D	D	D	٧		_		_	-	_	-	-	_			
										0		D	_	D	D	H	V		_	_	_	_			_	_	-		_
123 125	100 50		H P	P						D D		D O	O D	C D	0	R	٧	-		_	-	. —	-	-	_	-	_	-	_
126	50	_	P							D		0	D	D	V V	_	_		_	_	_	_	-	_	_	_			
132	50									D		ŏ	D	D	v		_		_	_	_	_	_	_	_	_	_	_	_
137	100									0		0	0	0	C	С	٧	_	_		_	_		_		_	_		
138	100	Р	L	L	L	L	Н	О	G	0	0	o	0	0	С	С	٧		_	_	_				_	_		_	_
139	100	L	Ρ	L	С	С	0	0	G	0	0	0	0	D	D	D	٧			_	_	_	_		_	_			_
147	50									С		Р	Н	Н	0	0	٧	_	_	_	_	_	-	-	_	-			_
151	100		D							L		Р	D	D	D	D	٧	-		-		_	-	-		_	-	-	_
153	50									0		D	D	D	Р	D	٧	_	_	_	-	_	-	-	-	-	-		-
154	100									0		0	G	0	0	0	0	0	L	L	L	L	L	Ρ	٧	_	_	-	-
157 158	50 50									0		L	0	L	L	L L	V	-		_	_	-	-	_	_	_	-	_	-
160	55		P	D						Н		C	C	C	C	C	V V	_	_	_	_	_	_	_	_	_			_
161	50		P							н		c	c	c	C	c	v	_	_	_	_	_	_	_	_	_		_	_
															-	-													

Table 8 (continued)

245

251

257

258

259

7266

273

280

283

297

299

354

356

365

366

253B

50

100

50

50

50

25

50

25

100

250

12

250

100

50

50

50

DDDDDDG

DDLHCCLGLL

LLDDLHCGOD

PLHCDDOGOD

PLHCDDOGOD

LLLCOOOGOO

PLCODDGDDO

H C Q D O O D D O G

LLOLCCGPLL

CHLCPHLGCC

HHHPQLCGDD

HLLCCCCCHG

DDDDDLHLG

DDDDDDQPG

LPCDODOGOD

LPCDODOGOD

74HC/	equiv- alent							-							pin	num	bers												
HCT	load (pF)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
162	55	Н	Р	D	D	D	D	Н	G	Н	н	С	С	С	С	С	٧	_	_	_	_	_		_	_		_	_	_
163	50	Н	Ρ	D	D	D	D	Н	G	Н	Н	С	С	С	С	С	V			_	-	_	-	_	_	_	_	_	_
164	200	Q	Н	С	С	С	С	G	Р	Н	С	С	С	С	V		_	_	_	_	_	_	_	_		_	_	_	_
165	50	Н	Ρ	D	D	D	D	С	G	С	Q	D	D	D	D	L	V	_	_	_	_	_	_	_	_	-		_	_
166	25	Q	D	D	D	D	L	P	G	Н	D	D	D	С	D	Н	٧	_	_	_	-	_	-	-	_	-	_	_	-
173	25	L	L	С	0	0	0	P	G	L	L	D	D	D	Q	L	٧	_	_	_	_	_	_	_	_	_	_	_	_
174	25	Н	С	Q	D	0	D	0	G	Ρ	0	D	0	D	D	0	V	_	_	_	-		_	-	_	-	-	_	
175	50	Н	С	С	Q	D	0	0	G	Ρ	0	0	D	D	0	0	V	_	_	_		_	_	-		_		_	_
181	250	Ρ	Н	Н	L	L	Н	Н	L	С	С	С	G	С	В	С	С	С	L	Н	L	Н	L	Н	V	-	_	_	
182	150	Н	L	Н	L	Н	L	0	G	С	0	С	С	Р	Н	L	٧	-	_	_	_	-		_	-		_	-	_
190	60	D	С	С	L	L	С	С	G	D	D	Н	С	С	Р	D	٧	_			_				_	_		_	_
191	53	D	С	С	L	L	С	С	G	D	D	Н	С	С	Ρ	D	V	_	_	_	_	-	_		_		_	_	_
192	60	D	С	С	Н	Ρ	С	С	G	D	D	Н	С	С	L	D	V	_	_	-					_	-	-		
193	50	D	С	С	Н	Р	С	С	G	D	D	Н	С	С	L	D	V	_	-			-	_	_		-	_	_	
194	100	Н	Q	D	D	D	D	D	G	Н	L	P	С	С	С	С	٧	_	_	_	_	-	-		_			_	
195	125	Н	Н	L	D	D	D	D	G	Н	Ρ	С	С	С	С	С	٧	_	_	_	_	_	_	_	_	_	_	_	_
221	100	L	Н	Ρ	С	0	0	0	G	D	D	D	0	С	0	R	V	-	_	_	_	-	_		_				_
237	100	Ρ	L	L	L	L	Н	0	Ġ	0	0	0	0	0	С	С	V	_	_	_	_	_	_	_	_		_	_	_
238	100	Ρ	L	L	L	L	Н	0	G	0	0	0	0	0	С	С	V	_	_	_	_		_		_	-	_	_	_
240	50	L	Ρ	0	D	0	D	0	D	0	G	D	0	D	0	D	0	D	С	D	٧	_	_	_	_	-	_	-	_
241	50	L	Ρ	0	D	0	D	0	D	0	G	D	0	D	0	D	0	D	С	Н	٧	_	_	_		_	_	_	_
242	50	L	0	Р	D	D	D	G	0	0	0	С	О	L	V		_	_	_		_	_	_		_		_		_
243	50	L	0	Р	D	D	D	G	0	0	0	С	0	L	٧	_	_		_	_		_	_	_	_	_	_	_	_
244	50	L	Ρ	0	D	0	D	0	D	0	G	D	0	D	0	D	0	D	С	D	٧	_		_	_		_		_

С

0

C C

СС

0 0 0 0 0

D D D D

D O

0

L L

LCL

D D

D

٧

CCCCD

D

D

0

L H

L

D D D

DODD

0 0 0

O D D

0 0 D H H

Q P

LLLL

ODODLV

(continued on next page)

	(contin		-												pin	num	bers												
74HC/	alent load														p														
HCT	(pF)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
367	50	L	P	С	D	0	D	o	G	0	Ď	0	D	0	D	L	٧	_	_	_			_	_	_	_	_	_	_
368	50	L	Ρ	С	D	0	D	0	G	0	D	0	D	0	D	L	٧	-	_	_		_	_	_	-	-			-
373	25									0		Р	0	D	D	0	0	D	D	0	٧	_	-	_	_	-	_		-
374	25		С							0		P	0	D	D	0	0	D	D	0	٧	_	-	_	_		_	-	_
377	25	L	С	Q	D	0	0	D	D	0	G	Р	0	D	D	0	0	D	D	0	٧				-	-	_	-	_
390	50	Ρ	L	С	Q	С	С	С	G	0	0	0	D	0	D	D	٧	-		_	_	_		-	_	_			_
393	47	Ρ	L	С						0		0	D	D	٧	-			_	-	-	_	_	_	-	-		_	_
423	100									D		D	0	С	0	R	٧		_	_		_	_	_	_	-	-	-	_
533	25			Q						0		P	0	D	D	0	0	D	D	0	٧	_			-		_	-	
534	25	L	С	a	D	0	0	D	D	0	G	Р	0	D	D	0	0	D	D	0	٧	_		_	-	_	_	_	_
540	50	L	P	D	D	D	D	D	D	D	G	0	0	0	0	0	0	0	С	L	٧	_	_	-		-	_	_	_
541	50		Ρ		D					D	G	О	0	0	О	0	О	О	С	L	V	-	-		_	-	-	-	_
563	25		Q							D		Ρ	0	0	0	0	0	0	0	С	٧	-	_	-	-	-	_		
564	25		Q							D		Р	0	0	0	0	0	0	0	С	٧	-		<u> </u>	-			- '	-
573	25	L	Р	D	D	D	D	D	D	D	G	Н	O	0	0	0	0	0	0	C	٧	-	-	-	-		-	-	_
574	25	L	Q	D	D	D	D	D	D	D	G	Р	0	0	0	0	0	0	0	С	٧	_	_	_	_	_		_	_
583	250	Н	Н	Н	L	L	С	С	G	С	С	С	Н	Р	L	L	٧			_	_	_	_	_	_		_		_
597	25	D	D							С	Н	Р	D	Н	Q	D	٧		_	_	-	_	_	_	-	-	_	-	-
7597	25		D		D					С		Р	D	Н	Q	D	V	_	_	_	_	_	-	_	_		_	_ ;	_
640	50	Н	Ρ	D	D	D	D	D	D	D	G	0	0	0	0	0	0	0	С	L	٧	-	-	-	-	-	-	_	_
643	50	Н	P	D	D	Ď	D	D	D	D	G	0	0	0	0	0	0	0	C	L	٧					_		_	-
646	50	D	L	Н	Ρ	D	D	D	D	D	D	D	G	0	0	0	0	0	0	0	С	L	D	D	٧		_	_	-
648	50	D	L	Н	Ρ	D	D	D	D	D	D	D	G	0	0	0	0	0	0	0	С	L	D	D	٧	_	_	_	_
670	100		Q							С	С	L	L	L	Ρ	Q	٧	-	-	-	_	-	-		-	_		_	-
688	50	L	Р	L	L	L	L	L	L	L	G	L	L	L	L	L	L	L	L	С	٧	-	_	_			-		-
4002	50		Ρ							D		D	D	0	٧	-	_	-	-			_	-	_		-		-	_
4015	100	Ρ		0						D		С	С	С	L	Q	V	_	_	_	_	-	_	-	-	-	_	_	-
4016	0									0		0	D	P	٧	-	_	_		_	_	_	_	_	-		_	_	_
4017	55		С	С		С		С		С		C	С	L	P	L	٧	_			_	_	_	_	_	-	_		_
4020	48	C	С			С				С		L	С	С	С	С	V	_	_	_		_	_	_	_				_
4024	48	Р								C		С	С	0	٧	-		-	-	-	_	-	-	_	-	_	_	-	-
4040	48		С			С				С		L	С	С	С	С	V	_	-			_	_	_	-		_	-	_
4046A	50		С							0		0	0	0	P	0	٧	_		-		_	_	_	-	_		_	_
4049	50		С	Р	0					D		D	0	0	D	0	0	-	-	-		-			_		. —	-	-
4050	50	٧	C	Р	U	υ	U	D	G	D	U	D	0	0	D	0	0		_	_	-	_	_		_	_	_	_	
4051	0	0	0	0	0	0	L	G	G	L	L	P	0	0	0	0	٧		_ '	_	_			_	_		_	_	_
4052	0	0	0							L	Р	0	0	0	0	0	٧	_				_		_	_	_	_		_
4053	0	0	_		0					L	L	P	0	0	0	0	٧	-	-	-	-	-	-		_	-	_		-
4059	17	Ρ	D		L	L			L	L	L	Н	G	Н	Н	L	L	L	L	L	L	L	L	С	٧	-	-		-
4060	106	С	С	С	С	С	С	С	G	С	С	Р	L	С	С	С	٧		-	_	_	_	-	-	-	-	_	_	_

Table 8	(contin	ue	d)																										
74HC/ HCT	equiv- alent load														pin	nun	nbers	3											
	(pF)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
4066	0	0	0	0	0	D	D	G	0	0	0	0	D	Р	٧	_		_	_	_	_	_	_	_	_	_	_	_	_
4067	0	0	0	0	0	0	0	0	0	0	Ρ	L	G	L	L	L	0	0	0	0	0	0	0	0	٧	_	_	_	-
4075	50	Ρ	L	D	D	D	0	G	L	С	0	D	D	D	٧	-	_		-	_	_	_	_	_	-	-	_	_	-
4094	250	Н	Q				С					С	С	С	С	Н	٧			-	-	-	_	_	-	-	-	_	-
4316	0	0	0	0	0	Ρ	D	L	G	G	0	0	О	0	D	D	V	_	_	-		_	-	-	-	-	-	-	_
4351	0	0	0	0	0	0	0	L	Н	G	G	Н	Р	L	0	L	0	0	0	0	٧	_	_		_	_	_		
4352	0	0	0	0	0	0	0	L	Н	G	G	Н	Р	L	0	0	0	0	0	0	٧	_	_		_	_	_	_	-
4353	0	0	0	0	0	0	0	L	Н	G	G	Н	Ρ	L	0	L	0	0	0	0	٧	_		-	-	_	_	_	-
4510	55	L	С	D			С					С	D	D	С	Ρ	٧	_	_	_			-	-		_	-		-
4511	200	L	L	Н	Н	L	L	Р	G	С	С	0	0	С	0	С	V	-	-	_	-	-	_	-	-	_	-		-
4514	100	Н	Ρ	L	0	0	0	0	0	С	0	С	G	0	0	0	0	0	0	0	0	L	L	L	٧		_	_	-
4515	100	Н	Ρ	L	0	0	0	0	0	С	0	С	G	0	0	0	0	0	0	0	0	L	L	L	V	_	_	_	_
4516	50		С	D			С			L		С	D	D	С	Р	V	_		-		_	_	-		_	-		-
4518	50						С					0	0	0	0	D	V		_	_		-	-	-	-	_	-		-
4520	47	Р	Н	С	С	С	С	L	G	D	D	0	0	0	0	D	V	_	_		-	_	_		-	-	-		_
4538	100	G	R	Н	Ρ	Н	С	С	G	0	0	D	D	L	0	G	V	_	_	-		_	_	_		_	_	-	-
4543	50			L			Р					С	С	С	С	С	V	_	_	-	_	_	_	-		_	-	-	_
7030	325		G	С			Q					Q	Q	Q	G	L	С	С	С	С	С	С	С	С	С	С	Р	Н	٧
7046A	50	0	_	L	-	Н	0					0	0	0	P	0	٧	_		-	-		_	_	_	-	_	_	-
40102	5	Р	Н	L	L	L	L	L	G	Н	L	L	L	L	С	Н	V	-	-	-	-	_	-	-	-	-	-	_	-
40103	3	Р	Н	L	L	L	L	L		Н	_	L	L	L	С	Н	٧	_	-	-	_		_	-	-		_		_
40104	100	Н							G		-	Ρ	С	С	С	С	٧	-	-			_	-	-	-		-	-	-
40105	200	L	С	Р	Q	Q	Q	Q	G	L	С	С	С	С	С	Ρ	٧	_	_	-	-	_	_	-	-	-	_	-	



 $V = V_{CC} (+5 V)$ 

G = ground

H = logic 1 ( $V_{CC}$ ) — inputs at  $V_{CC}$  for HC types; 3.5 V for HCT types

L = logic 0 (ground)

D = don't care - either H or L but not switching

C = a 50 pF load to ground


O = an open pin; 50 pF to ground is allowed

P = input pulse (see illustration)

Q = half frequency pulse (see illustration)

R = 1  $k\Omega$  pull-up resistor to an additional 5 V supply other than the  $V_{CC}$  supply

B = both R and C



### Conditions for CpD tests

Gates. All inputs except one are held at either V<sub>CC</sub> or GND, depending on which state causes the output to toggle. The remaining input is toggled at a known frequency. C<sub>PD</sub> is specified per-gate.

Decoders. One input is toggled, causing the outputs to toggle at the same rate (normally one of the address-select pins is switched while the decoder is enabled). All other inputs are tied to V<sub>CC</sub> or GND, whichever enables operation. C<sub>PD</sub> is specified per-independent-decoder.

Multiplexers. One data input is tied HIGH and the other is tied LOW. The address-select and enable inputs are configured such that toggling one address input selects the two data inputs alternately, causing the outputs to toggle. With three-state multiplexers, CpD is specified per output function for enabled outputs.

Bilateral switches. The switch inputs and outputs are opencircuit. With the enable input active, one of the select inputs is toggled, the others are tied HIGH or LOW. C<sub>PD</sub> is specified per switch.

Three-state buffers and transceivers. C<sub>PD</sub> is specified per buffer with the outputs enabled. Measurement is as for simple gates.

Latches. The device is clocked and data is toggled on alternate clock pulses. Other preset or clear inputs are held so that output toggling is enabled. If the device has common-locking latches, one latch is toggled by the clock. Three-state latches are measured with their outputs enabled. CpD is specified per-latch.

Flip-flops. Measurement is performed as for latches. The inputs to the device are toggled and any preset or clear inputs are held inactive.

Shift registers. The register is clocked and the serial data input is toggled at alternate clock pulses (as described for latches). Clear and load inputs are held inactive and parallel data are held at V<sub>CC</sub> or GND. Three-state devices are measured with outputs enabled. If the device is for parallel loading only, it is loaded with 101010..., clocked to shift the data out and then reloaded.

Counters. A signal is applied to the clock input but other clear or load inputs are held inactive. Separate values for C<sub>PD</sub> are given for each counter in the device.

Arithmetic circuits. Adders, magnitude comparators, encoders, parity generators, ALUs and miscellaneous circuits are exercised to obtain the maximum number of simultaneously toggling outputs when toggling only one or two inputs.

Display drivers. C<sub>PD</sub> is not normally required for LED drivers because LEDs consume so much power as to make the effect of C<sub>PD</sub> negligible. Moreover, when blanked, the drivers are rarely driven at significant speeds. When it is needed, C<sub>PD</sub> is measured with outputs enabled and disabled while toggling between lamp test and blank (if provided), or between a display of numbers 6 and 7.

LCD drivers are tested by toggling the phase inputs that control the segment and backplane waveforms outputs.

If either type of driver (LCD or LED) has latched inputs, then the latches are set to a flow-through mode.

One-shot circuits. In some cases, when the device  $I_{CC}$  is significant,  $C_{PD}$  is not specified. When it is specified,  $C_{PD}$  is measured by toggling one trigger input to make the output a squarewave. The timing resistor is tied to a separate supply (equal to  $V_{CC}$ ) to eliminate its power contribution.

# Additional power dissipation in 74HCT devices

When the inputs of a 74HCT device are driven by a TTL device at the specified minimum HIGH output level of  $V_{OH}$  = 2.4 V, the input stage p-channel transistor does not completely switch off and there is an additional quiescent supply current ( $\Delta I_{CC}$ ). This current has been considerably reduced by proprietary development of 74HCT input stages, see '74HCT inputs'.

The value of  $\Delta I_{CC}$  specified in the data sheets is per input and at the worst-case input voltage of  $V_{CC}$ -2.1 V for  $V_{CC}$  between 4.5 and 5.5 V. The value of 2.1 V is the maximum voltage drop across a TTL output HIGH (minimum  $V_{CC}$  and minimum  $V_{OH}$ ), see Table 9.

The additional power dissipation P is:

 $P = V_{CC} \times \Delta I_{CC} \times \text{duty factor HIGH} \times \text{unit load coefficient}$  The unit load coefficient for an input is a factor by which the value of  $\Delta I_{CC}$  given in the data sheet has to be multiplied. A unit load coefficient is published for each 74HCT device. It is a function of the size of the input p-channel transistor.

Table 9: Worst-case additional quiescent supply current (ΔI<sub>CC</sub>) for 74HCT devices

		-	T <sub>amb</sub> (°C)				TEST COND	ITIONS
		.,,	74HCT					
	+	25	-40 to +85	-40 to +125	UNIT	v <sub>cc</sub>	V <sub>I</sub>	OTHER
	typ.	max.	max.	max.				
ΔI <sub>CC</sub> per input pin for a unit load coefficient of 1*	100	360	450	490	μΑ	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at $V_{CC}$ or GND $I_{O} = 0$

<sup>\*</sup> The additional quiescent supply current per input is determined by the ΔI<sub>CC</sub> unit load, which has to be multiplied by the unit load coefficient as given in the individual data sheets. For dual supply systems the theoretical worst-case (V<sub>1</sub> = 2.4 V; V<sub>CC</sub> = 5.5 V) specification is: ΔI<sub>CC</sub> = 0.65 mA (typical) and 1.8 mA (maximum) across temperature.

### Power dissipation due to slow input rise/fall times

When an output stage switches, there is a brief period when both output transistors conduct. The resulting 'through-current' is additional to the normal supply current and causes power dissipation to increase linearly with the input rise or fall time.

As long as the input voltage is less than the n-channel transistor threshold voltage, or is higher than V<sub>CC</sub> minus the p-channel transistor threshold voltage, one of the input transistors is always off and there is no through-current.

When the input voltage equals the n-channel transistor threshold voltage (typ. 0.7 V), the n-channel transistor starts to conduct and through-current flows, reaching a maximum at  $V_1 = 0.5 \, V_{CC}$  for 74HC devices, and  $V_1 = 28\% V_{CC}$  for 74HCT devices, the maximum current being determined by the geometry of the input transistors. The through-current is proportional to  $V_{CC}^n$  where n is about 2.2. The supply current for a typical HCMOS input is shown as a function of input voltage transient in Fig.12.

When Schmitt triggers are used to square pulses with long rise/fall times, through-current at the Schmitt-trigger inputs will increase the power dissipation, see Schmitt-trigger data sheets. In the case of RC oscillators, or oscillators constructed with Schmitt triggers this contribution to the power dissipation is frequency-dependent.

### Comparison with LSTTL power dissipation


The dynamic power dissipation of a HCMOS device is frequency-dependent; above 1 MHz, that of an LSTTL device is too. Below 1 MHz, the dynamic component of power dissipation of an LSTTL device is negligible compared to the static component. Figure 13 shows the average power dissipation of four HCMOS devices and their LSTTL equivalents. Because all functions in a multi-functional LSTTL device are biased when power is applied, for comparison, the dissipation of whole HCMOS devices besides individual functions are given.

In Fig.13 it can be seen that:


- for SSI gate types, the HCMOS power dissipation is less than LSTTL power dissipation below about 1 MHz
- for more complex types such as a 74HC/HCT138 3-to-8 line decoder HCMOS power dissipation is less than LSTTL power dissipation up to 10 MHz.


In typical microcomputer systems, the operating frequency or the data/address signal rates will usually vary, whereas Fig.13 is for continuous operation at a constant frequency. Average operating frequencies are usually far below the peak frequencies, particularly in the 100 kHz region where the power dissipation of HCMOS is several orders of magnitude less than that of LSTTL.

For further information, see chapter 'Power dissipation'.












Fig. 12 Typical d.c. supply current as a function of input voltage for 74HC circuits; normalized curves for a unit load coefficient of 1. The  $I_{CC}$  for a specific 74HC circuit can be calculated by multiplying the values of  $I_{CC}$  shown by the unit load coefficient for the 74HCT type given in the data sheet.

<sup>1</sup>cc

(mA)




Fig. 13 Typical power dissipation as a function of operating frequency for a variety of LSTTL and HCMOS circuits; (a) quad 2-input NAND gate, (b) dual D-type flip-flop, (c) 3-to-8 line decoder/demultiplexer; inverting, (d) quad 3-state bus transceiver.

# SUPPLY VOLTAGE

### Range

The supply voltage range of 74HC devices is 2 V to 6 V (Fig.14). This ensures continued use of HCMOS with future generations of memory and microcomputer requiring supply voltages of less than 5 V, simplifies the regulation requirements of power supplies, facilitates battery operation and allows lithium battery back-up. When 74HC devices are used in linear applications, for example when they are used as RC oscillators, a supply of at least 3 V is recommended to ensure sufficient margin for operation in the linear region.

74HCT devices are pin-compatible with LSTTL circuits and are intended as power-saving replacements for them. The 74HCT devices will operate from the traditional 5 V LSTTL supply, but the voltage range is extended to  $\pm 10\%$  for both LSTTL temperature ranges (-40 to +85°C and

-40 to  $+125\,^{\circ}$ C). This allows extended temperature range LSTTL devices to be replaced by 74HCT devices.

The absolute maximum supply or ground current per pin is  $\pm 50$  mA for devices with standard output drive, and  $\pm 70$  mA for devices with bus driver outputs. These currents are only drawn when the outputs of a device are heavily loaded. The average dynamic current at very high frequencies can be calculated using  $C_{\mbox{\scriptsize PD}}$ .

The maximum rated supply voltage of HCMOS devices is 7 V and any voltage above this may destroy the device, even though the on-chip parasitic diode break-down voltage is at least 20 V and the threshold voltage of parasitic thick-field oxide transistors is 15 V.

The V<sub>CC</sub> and GND potentials must never be reversed as this can cause excessive currents to flow through the input protection diodes.





Fig. 14 Supply voltage ranges for LSTTL and HCMOS circuits. The supply voltage range for 74HCT circuits retain the LSTTL nominal supply of 5 V, but the range has been extended from  $\pm 5\%$  to  $\pm 10\%$  for both the standard and the extended temperature range, 74HC circuits operate with a supply voltage as low as 2 V.

### Battery back-up

A battery back-up for a 74HC system is extremely simple. Figure 15 shows an example. The minimum battery voltage required is only 2 V plus one diode drop.

In the example, HIGH-to-LOW level shifters (74HC4049 or 74HC4050) prevent positive input currents into the system due to input signals greater than one diode drop above  $V_{CC}$ . If the circuit is such that input voltages can exceed  $V_{CC}$ , external resistors should be included to limit the input current to 15 mA for one input (7.5 mA per input for two inputs, 5 mA per input for three inputs, etc.).



External resistors may also be necessary in the output circuits to limit the current to 20 mA if the output can be pulled above  $V_{CC}$  or below GND. These current limits are set by the parasitic  $V_{CC}$ /GND diodes present in all outputs, including three-state outputs.

For further information, see chapter 'Battery back-up.

### Power supply regulation and decoupling

The wide power supply range of 2 V to 6 V may suggest that voltage regulation is unnecessary. However, a changing supply voltage will affect system speed, noise immunity and power consumption. Noise immunity, and even the operation of the circuit, can be affected by spikes on the supply lines, so matched decoupling is always necessary in dynamic systems.

Both 74HC and 74HCT devices have the same power supply regulation and decoupling requirements. The best method of minimizing spikes on the supply lines is simple enough - use a good power supply, provide good ground bussing and low a.c. impedances from the V<sub>CC</sub> and GND pins of each device. The minimum decoupling capacitance depends on the voltage spikes that can be tolerated, which in general should be limited to 400 mV. A local voltage regulator on a printed circuit board can be decoupled using an electrolytic capacitor of 10 to 50 µF. Localized decoupling of devices can be provided by 22 nF per every two to five packages and a  $1\mu F$  tantalum capacitor for every ten packages. The V<sub>CC</sub> line of bus driver circuits and levelsensitive devices can be decoupled from instantaneous loads by a 22 nF ceramic capacitor connected as close to the package as possible.

For further information, see chapter 'Power supply decoupling'.

#### INPUT/OUTPUT PROTECTION

The gate input of a MOS transistor acts as a capacitor (<1 pF) with very low leakage current (<1 pA). Without protection, such an input could be electrostatically charged to a high voltage that would breakdown the dielectric and permanently damage the device.

The integration process of the HCMOS family allows polysilicon resistors to be formed at all inputs to slow down fast input transients caused by electrostatic discharge and to dissipate some of their energy. These resistors also ensure that the input impedance of an HCMOS device is typically  $100\,\Omega$  under all biasing conditions, even when  $V_{CC}$  is short-circuited to GND — an improvement over direct input diode clamps during power-up.

# •

# User's Guide




Fig. 16 Standard input protection of 74HC/HCT/HCU inputs against electrostatic discharge.

The standard input protection comprises a series polysilicon resistor and two stages of diode clamping (Fig.16). The typical forward voltage of the diocles is 0.9 V at 2 mA and the reverse breakdown voltage is 20 V. In some applications such as oscillators, the diodes conduct during normal operation, in which case the input current should be limited. The maximum positive input current  $+1_{1K}$  per input is 20 mA. For devices with a standard output, the total positive input current is 50 mA; for devices with a busdriver output, the total input current is 70 mA. The maximum negative input current  $-1_{1K}$  per pin is:

14 mA for one input

9 mA for two inputs

6 mA for three inputs

5 mA for four inputs


4 mA for five inputs

3 mA for six to eight inputs.


High-to-low level shifters 74HC4049 and 74HC4050 have a single-sided input protection network (Fig.17) which protects against electrostatic input voltages. The diode D1 is the parasitic drain-to-GND diode of the thick field oxide protection device.

All input pins can withstand discharge voltages up to 2.5 kV (typ.) when tested according to MIL-STD-883B, method 3015, see Fig.18. The output configurations of standard, bus driver, three-state, open drain and I/O ports can withstand >3.5 kV (typ.) because of the large diodes formed by the drain surfaces of the output transistors.

Fig.19 shows the voltage pulse for the discharge test. The rise time  $t_r$  prescribed by MIL-STD-883B is  $\leq$ 15 ns, but in practice it is helpful to adjust the test set-up to give a rise time of  $13\pm2\,\text{ns}$  to avoid correlation problems.



Although all inputs and outputs are protected against electrostatic discharge, the standard CMOS handling precautions should be observed (see chapter 'Handling precautions').



(a) Test circuit

mode	device under test			
***************************************	+			
1	input	GND		
2	GND	input		
3	input	V <sub>CC</sub>		
4	$v_{cc}$	input		
5	output	GND		
6	GND	output		
7	output	Vcc		
8	v <sub>cc</sub>	output		
9	input	output		
10	output	input		
11	$v_{cc}$	GND		
12	GND	$v_{cc}$		

all other pins should be left open circuit

(b) Test modes

Fig. 18 Electrostatic discharge test.





Fig. 19 Test voltage for electrostatic discharge test.

5-21

#### INPUT CIRCUITS


### 74HC inputs

The 74HC input circuit (Fig.20) includes the resistor/diode network for electrostatic discharge protection and clamps input voltages greater than V<sub>CC</sub> or less than GND. The circuit is intended for a.c. working and cannot handle heavy d.c. currents for long periods; the maximum input diode current is 20 mA.



The 74HC input circuit has no active input current; the only current flowing is through the reversed-biased diodes D1 and D2, typically a few nA reaching a maximum when  $V_1 = V_{CC}$  or GND.


The MOS transistors P1 (p-channel) and N1 (n-channel) have the same conductance when switched on, giving a typical switching threshold of 50% V<sub>CC</sub>, see Fig.21. This threshold is almost independent of temperature, a  $\pm 60~\text{mV}$  variation of the switching point from -40~to + 125~°C being typical. The temperature dependence of V<sub>IL</sub> is -0.6~mV/°C, that of V<sub>IH</sub> is +0.6~mV/°C. The only other factors that affect the switching threshold are the spreads of  $\beta$  and V<sub>T</sub> of P1 and N1 between devices.



There is no current path from  $V_{CC}$  to GND when the input is lower than  $V_{TN}$ , or higher than  $V_{CC}-V_{TP}$ . However, when the input voltage is in the linear region, a static current path from  $V_{CC}$  or GND flows in the input stage (Fig.12). This current is negligible under normal operating conditions when the input rise time  $t_r \leq 15 \, \rm ns$ , but the power dissipation should be taken into account for devices operating in the linear region. Owing to the voltage gain of the input stage, there is no static flow-through current in the second and subsequent stages. Small currents do flow in these stages during operation when both n-channel and p-channel transistors conduct for brief periods and their effect is included in the  $C_{PD}$  value in the data sheets.

# 74HCT inputs

The 74HCT input stage is similar to that of a 74HC device. It has the same characteristics for LSTTL levels as a 74HC input has for CMOS levels, so there is no trade-off in speed or power dissipation. The switching threshold is lower, 1.4 V at V<sub>CC</sub> = 5 V. In addition, the 74HCT input circuit, shown in Fig.22, has an enlarged n-channel transistor (N1) and a level-shift diode (D3) has been added. The natural drain voltage of the p-channel transistor (P1) is approximately V<sub>CC</sub>—0.6 V, but when the input voltage is LOW, an auxiliary pull-up transistor (P2) raises this to V<sub>CC</sub>, cutting off p-channel transistor P3 completely. The input stage is well matched to the load presented by the second stage so that symmetrical propagation delays are obtained.



supply voltage.




Fig. 23 74HCT input switching level as a function of supply voltage.

Figure 23 shows the switching level as a function of supply voltage.


A TTL HIGH level can be as low as 2.4 V. An input of this order to a HCMOS device would not cut off P1 completely, and additional supply current would flow through the input stage. A level-shift diode D3 and the influence of the back-gate (substrate) connection to P1 minimizes power dissipation caused by this through-current and gives an input switching level compatible with LSTTL. Figure 24 shows the input stage through-current with and without the diode circuit. The peak in the curve occurs at the input switching threshold.


The input stage through-current is virtually zero for a typical TTL HIGH level input of 3.5 V. Thus, this unique 74HCT input structure gives true CMOS low power-consumption when driven by TTL. Typical and maximum through-currents  $\Delta I_{CC}$  per input are given in the data sheets.

In a system where 74HCT devices are only driven by LSTTL devices,  $V_{OH\,min}$  can be 2.7 V except for some bus drivers. With  $V_{OH}$  = 2.7 V,  $\Delta I_{CC}$  is half the published value,

### Maximum input rise/fall times

All digital circuits can oscillate or trigger prematurely when input rise and fall times are very long. When the input signal to a device is at or near the switching threshold, noise on the line will be amplified and can cause oscillation which, if the frequency is low enough, can cause subsequent stages to switch and give erroneous results. For this reason, Schmitt-triggers are recommended if rise/fall times are likely to exceed 500 ns at  $V_{\rm CC}$  = 4.5 V.





— with no level-shift diode— with standard input structure

Fig. 24 Additional quiescent supply current  $\Delta l_{CC}$  (typ.) per input pin of a 74HCT device as a function of supply voltage (unit load coefficient is 1); (a)  $V_{CC} = 4.5 \, \text{V}$ , (b)  $V_{CC} = 5.5 \, \text{V}$ .

The flip-flops 74HC/HCT73, 74, 107, 109 and 112 incorporate Schmitt-trigger input circuits and the 74HC/HCT14 and 132 are dedicated Schmitt triggers with specified input levels.

For further information, see chapter 'Schmitt trigger applications'.

### Termination of unused inputs

To prevent any possibility of linear operation of the input circuitry of an LSTTL device, it is good practice to terminate all unused LSTTL inputs to  $V_{CC}$  via a 1.2 k $\Omega$  resistor. Inputs should not be connected directly to GND or  $V_{CC}$ , and they should not be left floating.

Unlike LSTTL inputs, the impedance of 74HC and 74HCT inputs is very high and unused inputs must be terminated to prevent the input circuitry floating into the linear mode of operation which would increase the power dissipation and could cause oscillation. Unused 74HC and 74HCT inputs should be connected to  $V_{CC}$  or GND, either directly (a distinct advantage over LSTTL), or via resistors of between  $1\,\mathrm{k}\Omega$  and  $1\,\mathrm{M}\Omega$ . Since the resistors used to terminate the inputs of LSTTL devices are usually between  $220\,\Omega$  and  $1.2\,\mathrm{k}\Omega$ , it is often possible to directly replace LSTTL circuits with their 74HCT counterparts.

Some of the bidirectional (transceiver) logic devices in the HCMOS family have common I/O pins. These pins cannot be connected directly to  $V_{CC}$  or GND. Instead, when defined as inputs, they should be connected via a 10 k $\Omega$  resistor to  $V_{CC}$  or GND.

### Input current

Figure 25 shows the typical input leakage current of a HCMOS device as a function of ambient temperature for a  $V_{CC}$  of 6 V. Over the total operating temperature range, the input leakage current is well below the rating specified in the JEDEC standard (100 nA between  $-55\,^{\circ}$ C and  $+25\,^{\circ}$ C and  $1\,\mu$ A at  $+85\,^{\circ}$ C and  $+125\,^{\circ}$ C. The reason for this difference between the measured performance and the rating is the high-speed testing limitations associated with test system resolution and the measurement of settling time. A secondary reason is that the rating is end-of-line, allowing




Fig. 25 Typical HCMOS input leakage current  $I_1$  as a function of ambient temperature  $T_{amb}$ .

some leakage current shift due to the ingress of moisture or foreign material.

### Input capacitance

Since CMOS inputs present essentially no load, fan-out is limited only by the input capacitance. This is specified as 3.5 pF (typ.) and comprises package, bonding pad/interconnecting track, input protection diode and transistor gate capacitances. Figs.26 and 27 show the typical input capacitances for powered 74HC and 74HCT devices. The initial decrease in capacitance as V<sub>1</sub> rises from zero or falls from 5 V is due to increased reverse bias on the protection diodes. The peak is caused by internal Miller feedback capacitance when the inverter is in its linear mode. A conservative value for the maximum input capacitance is 10 pF (20 pF for I/O pins owing to the output drain capacitance). Input capacitance is measured with all other inputs tied to ground.




Fig. 26 Typical input capacitance  $C_1$  of a 74HC device as a function of input voltage;  $V_{CC}$  = 5 V;  $T_{amb}$  = 25 °C.





Fig. 27 Typical input capacitance  $C_1$  of a 74HCT device as a function of input voltage;  $V_{CC}$  = 5 V;  $T_{amb}$  = 25 °C.






Fig. 29 12 V-to-5 V logic-level conversion at HCMOS inputs using 100  $k\Omega$  series resistors.

### Coupling of adjacent inputs

Parasitic bipolar pnp transistors can be present between adjacent inputs, e.g. between an input protection diode to  $V_{CC}$  and the same diode at the adjacent input, as shown in Fig.28. If the recommended operating input voltage is exceeded, perhaps by ringing of more than 0.7 V, current into the terminal ( $I_1$ ) can cause a current  $I_2$  in the parasitic transistor and in the adjacent input (Fig.29). Because  $I_2$  in the adjacent input has to be drained by the source driving that input, the source resistance (R) must be low. If R is not low enough, the parasitic current can lift the source voltage and cause unwanted switching.

The ratio of the parasitic adjacent input current ( $I_2$ ) to the forced input current ( $I_1$ ) denoted  $\alpha$ :

$$\alpha = \frac{I_2}{I_1}.$$

 $\alpha$  has been reduced to less than 0.05 (typically 0.001) in the HCMOS family by the use of deep guard rings and optimum bonding pad spacing.

A low  $\alpha$  permits proper logic operation in the presence of transients and also allows HIGH-to-LOW voltage translation simply by adding series input resistors. For example, in Fig.29, 12 V system logic is converted to 5 V system logic by adding a 100 k $\Omega$  resistor in each input. Since the logic signals are delayed by 1-2  $\mu$ s, this arrangement is suitable for rather slow 12 V control logic such as that in automotive applications. When the input diodes are used as clamps for logic level translation, the total input current should be limited to 20 mA.

### Input voltage and forward diode input current

As a general rule, CMOS logic devices with input clamp diodes (Fig.16) should be operated between the power

supply rails. Neglecting the input series polysilicon resistor shown in Fig.16, this means:  $-0.5 \text{ V} \le \text{V}_1 \le \text{V}_{CC} + 0.5 \text{ V}$ .

This rule is JEDEC Std. No. 7 and is intended to prevent users damaging devices similar to HCMOS that do not have the polysilicon resistor. HCMOS devices however meet the tougher rating:  $-1.5 \, \text{V} \le \text{V}_{\text{J}} \le \text{V}_{\text{CC}} + 1.5 \, \text{V}$ . Furthermore, virtually all HCMOS devices can operate reliably up to the rating without logic errors.

The maximum permissible continuous current forced into an input or output of a HCMOS device is ±20 mA (JEDEC rating).

### **OUTPUT CIRCUITS**

#### **Output drive**

There are three different output configurations in the HCMOS family:

- push-pull
- three-state
- open-drain n-channel transistor.

Each is available with a standard output or a bus driver output, the latter having 50% more drive capability. All 74HC and 74HCT outputs are buffered for consistent current drives and a.c. characteristics throughout the HCMOS family. Well-matched output n-channel and p-channel transistors give symmetrical output rise and fall times.

When comparing the output drive capabilities of HCMOS with those of LSTTL, note that LSTTL capability is usually expressed in unit loads (ULs) where the load is specified to be an input of the same family. This guarantees that a system will operate correctly with worst-case LOW and HIGH input signals and that noise immunity margins will be preserved. HCMOS capability is expressed as the source or sink current at a specified output voltage. Since HCMOS requires virtually no input current, the unit load concept is not applicable.

With a specified output drive of 4 mA (at  $V_{OLmax} = 0.4$  V), the HCMOS capability exceeds 4000 ULs, and with a 20  $\mu$ A (at  $V_{OL} = 0.1$  V) specification the HCMOS capability is 20 ULs. A standard HCMOS output can drive ten LSTTL loads and maintain  $V_{OL} \le 0.4$  V over the full temperature range. A bus driver output can drive 15 LSTTL loads under the same conditions. Table 10 shows the output drive capabilities of some HCMOS devices expressed in LSTTL unit loads. The output current may be increased for higher output voltages. For example, extrapolating the 6 mA bus driver capability at  $V_{OL} = 0.33$  V and  $T_{amb} = 85$  °C to a  $V_{OL}$  of 0.5 V gives an output drive capability of 9 mA.

Output current derating as a function of temperature is shown in Fig.30 and is valid for all types of output. Output source and sink drives at  $V_{CC} = 2 \text{ V}$ , 4.5 V and 6 V are given in Figs.31 to 34 which show the output current as a function of output voltage; these graphs indicate the typical output currents and the expected minimum output currents. They can serve as a design aid when calculating transmission line effects or when charging highly capacitive loads.

The expected minimum curves are not guaranteed; they are tested only at the values given in the data sheets.






Fig. 30 Derating curve for output drive currents  $I_{OL}$  and  $I_{OH}$ .


Table 10: Comparison of the output drive capabilities of LSTTL and HCMOS (V  $_{OL} \leqslant$  0.4 V)


LS device	output	drive capacity	HCMOS equiv.	type	output	drive capacity
74LS00	4 mA	10 UL	74HC00	standard	4 mA	10 UL
74LS138	4 mA	10 UL	75HC138	standard	4 mA	10 UL
74LS245	12 mA	30 UL	74HC245	bus	6 mA	15 UL
74LS374	12 mA	30 UL	74HC374	bus	6 mA	15 UL

UL = unit load.










### **Push-pull outputs**

A typical push-pull output stage is shown in Fig.35. The bipolar parasitic transistor-drain diodes (D1 and D2) limit the output voltage  $V_O$  of all HCMOS devices in the case of externally-forced voltages such that  $-0.5\,\mathrm{V} \leqslant \mathrm{V}_O \leqslant \mathrm{V}_\mathrm{CC} + 0.5\,\mathrm{V}$ . For voltages outside this range, the diodes and parasitic bipolar elements start to conduct. Although the diode current rating is 20 mA d.c., line ringing and power supply spikes in normal high-speed systems cause current-peaks that exceed this rating. Careful chip-layout and adequate aluminium traces ensure that the current peaks produced will not damage the diodes or degrade the internal circuitry.



The maximum rated d.c. current for a standard output is 25 mA and that for a bus-driver output is 35 mA. These ratings are dictated by the current capability of on-chip metal traces and long-term aluminium migration, but it is expected that output currents during switching transients will, at times, exceed the maximum ratings.

A shorted output will also cause the maximum d.c. current rating to be exceeded. However, for logic testing, one output may be shorted for up to five seconds without damaging the device.

### Three-state outputs

In the typical three-state output circuit shown in Fig.36, when EO is HIGH the output is enabled and transistors P4 and N4 act as a transmission gate connecting the gates of the output transistors. A LOW at EO puts the output in the high-impedance OFF-state and transistors P3 and N3 act as pull-up and pull-down transistors respectively. The logic symbol for a three-state output and its function table is shown in Fig.37.




Fig. 36 Typical three-state output circuit.



(a) logic symbol

-	inputs	outputs
I	EO	0
X	L	
L	Н	L
Н	Н	Н

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

(b) function table

Fig. 37 Three-state output logic symbol and functions.

Three-state outputs are designed to be tied together but are not intended to be active simultaneously. To minimize noise and to protect outputs from excessive power dissipation, only one three-state output should be active at any time. In general, this requires that the output enable signals should not overlap. When decoders are used to enable three-state outputs, the decoder should be disabled while the address is being changed. This avoids overlapping output-enable signals caused by decoding spikes to which all decoder outputs are prone during address-changing.

When designing with three-state outputs, note that disable propagation delays are measured for an RC load when the output voltage has changed by 10% of the voltage swing. This 10% level is adequate to ensure that a device output has turned off. Although this method provides a standard reference for measuring disable times, it implies that the output is already off for 10% of the RC time. Because all disable times are measured with a load of 1 k $\Omega$  and 50 pF, subtract the 10% RC time (5 ns) from the values published in the data sheets to obtain the real internal disable propagation delay.


Diodes D1 and D2 are parasitic diodes associated with output transistors P5 and N5 respectively. Diode D1 clamps the output at one  $V_{BE}$  above  $V_{CC}$ , of importance in large systems where sections of the system may be powered-down ( $V_{CC} = 0 \text{ V}$ ), in which case the output diode current has to be limited to 20 mA.

All I/O ports and transceivers have a three-state output as shown in Fig.36. The I/O pin is defined as an input when the output is disabled, but this pin should be regarded as a real input and should not be left floating, because the input to an I/O port can cause  $V_{CC}$  current. If necessary, terminate the input with a  $10\,\mathrm{k}\Omega$  resistor, see 'Termination of unused inputs'.

### Open-drain outputs

In TTL families, several functions are offered with opencollector outputs to enhance logic functions by using ORtied logic. The advantage of OR-tied logic is the logic elements saved and hence the lower power dissipation, However, this is countered by power loss and reliance on RC time propagation delays. These disadvantages are not encountered in CMOS and similar applications can be made using devices with 3-state outputs, or simply with the power-saving logic devices. However, the 74HC/HCT03 (quad 2-input NAND gate) has an open-drain n-channel output, see Fig.38. The parasitic diode D1 is not present (there being no p-channel transistor); this allows the output voltage to be pulled above  $V_{\mbox{\footnotesize{CC}}}$  to  $V_{\mbox{\footnotesize{Omax}}}$  making both HIGH-to-LOW and LOW-to-HIGH level-shifting possible. For digital operation, a pull-up resistor is necessary to establish a logic HIGH level,

The open-drain output is protected against electrostatic discharge.



### Increased drive capability of gates

To increase output drive, the inputs and outputs of gates in the same package may be connected in parallel. It is advisable to restrict parallel connection to gates within one package to avoid large transient supply currents due to different gate-switching times.

For further information, see chapter 'Interfacing and protection of circuit board inputs'.

### **Output capacitance**

For push-pull outputs, no output capacitance is specified because either the n-channel transistor or the p-channel transistor creates a low-impedance path to the supply rails.

Three-state outputs can be switched to the high impedance OFF-state, and because many of them can be connected to a bus line, the output capacitance is needed to calculate the total capacitive load. For bus-driven 3-state outputs in a DIL package, the output capacitance is 6 pF (typ.) and 20 pF (max.).

### STATIC NOISE IMMUNITY

The static noise immunity can be divided into:

- the static noise margin LOW. This is the voltage difference between V<sub>ILmax</sub> of the driven device and V<sub>OLmax</sub> of the driver.
- the static noise margin HIGH. This is the difference between V<sub>OHmin</sub> of the driver and V<sub>IHmin</sub> of the driven device.

For 74HC devices, both the LOW level noise margin and the HIGH-level noise margin is 28% of  $V_{CC}$ . This is a considerable improvement over LSTTL where the LOW-level noise margin is only 8% of  $V_{CC}$  and the HIGH level noise margin is just 14% of  $V_{CC}$ . The margins are even greater for HCMOS at higher supply voltages as shown in Fig.39. As 74HCT devices have the same switching levels as LSTTL, their noise margins are also the same.

The superior noise immunity of the 74HC input can be clearly seen from the voltage levels of the input-to-output transfer characteristics shown in Figs.40 and 41.




Fig. 39 Worst-case input and output voltages over an operating supply range of 4.5 V to 5.5 V.




Fig. 40 Typical input-to-output transfer characteristic for 74HC and 74HCT devices.




Fig. 41 Input-to-output transfer characteristics for TTL devices.

Table 11 shows the input noise margin of HCMOS devices where like devices are interfaced. Output voltages are also given.

Table 11: Noise immunity and noise margin for HCMOS devices ( $V_{CC} = 4.5 \text{ V}$ )

		74HC	74HCT	74HCL
V <sub>ILmax</sub>	(V)	1.35	0.8	0.9
$V_{IHmin}$	(V)	3.15	2	3.6
$V_{OLmax}$	(V)	0.1	0.1	0.5
$V_{OHmin}$	(V)	4.4	4.4	4
Noise margin	low			
V <sub>NML</sub>	(V)	1.25	0.7	0.4
Noise margin	high			
$v_{NMH}$	(V)	1.25	2.4	0.4

Table 12 shows the input noise margin of 74HCT devices interfacing with LSTTL devices; the 74HCT or LSTTL output is fully-loaded,  $V_{CC}$  = 4.5 V and  $T_{amb}$  is 0°C to +70°C (the only convenient temperature range when using LSTTL characteristics).

Table 12: Noise immunity and noise margin for 74HCT and LSTTL device interfacing

	,	74HCT	LSTTL
V <sub>ILmax</sub>	(V)	0.8	0.8
$v_{1Hmin}$	(V)	2	2
$V_{OLmax}$	(V)	0.33 (note 1) 0.1 (note 2)	0.4
$V_{OHmin}$	(V)	3.84 (note 1) 4.4 (note 2)	2.7
Noise margin	ns (V):		
from 74HCT to LS		V <sub>NML</sub> V <sub>NMH</sub>	0.47 1.84
from LS to 74HCT		V <sub>NML</sub> V <sub>NMH</sub>	0.4 0.7
from LS to LS		V <sub>NML</sub> V <sub>NMH</sub>	0.4 0.7
from 74HCT to 74HCT		V <sub>NML</sub> VNMH	0.7 2.4

#### Notes

- 1. 4 mA load (i.e. 10 LSTTL inputs).
- 2. 20 μA load (i.e. 20 74HCT inputs).

Whenever a 74HCT output drives either an LSTTL or a 74HCT input, the noise margin is better than when an LSTTL device drives an LSTTL or 74HCT input. This improvement is larger for V<sub>NMH</sub> owing to the superior output sourcing current of the rail-to-rail HCMOS output swing compared with the limited totem-pole pull-up output voltage of LSTTL.

### DYNAMIC NOISE IMMUNITY

As for static noise immunity, dynamic noise immunity can be divided into two parts:

- a dynamic noise margin LOW
- a dynamic noise margin HIGH.

For 74HC devices, both margins are similar; for 74HCT devices, the dynamic noise margin LOW is the smaller of the two. To plot it, a pulse of known magnitude,  $V_p$ , is applied to the input of a device and its width,  $t_W$ , is increased until the device just begins to switch. The input level on which  $V_p$  is based is equal to the switching voltage minus the worst-case static noise margin LOW. The pulse width is measured at half pulse height,  $V_p/2$ . The rise and fall times,  $t_r$  and  $t_f$  are 0.6 ns.

 $V_{\mbox{\footnotesize p}}$  is then reduced in increments and  $t_{\mbox{\footnotesize W}}$  for each new value is ascertained.

The test is repeated for different supply voltages — for 74HC devices between 2 V and 6 V, and at 5 V for 74HCT devices. A range of output currents,  $I_{\rm O}$ , are also used. Increasing the d.c. load reduces the dynamic noise immunity.

Figure 42 shows the amplitude of positive-going pulses that can be withstood in the LOW state for 74HC and 74HCT devices. The curves are worst-case ones with fully-loaded drivers, so a system using only 74HC or 74HCT devices will have  $0.23\,\text{V}$  more noise margin for all  $t_W$ .


For typical input switching thresholds of 1.4 V and 2.25 V for 74HCT ( $V_{CC}$  = 5 V) and 74HC ( $V_{CC}$  = 4.5 V) respectively, the noise margins will be 0.83 V [(1.4 – 0.8) + 0.23 V] larger for 74HCT and 1.13 V [(2.25 – 1.35) + 0.23 V] larger for 74HC devices.

The main causes of unwanted input pulses are spikes due to outputs switching, which dumps large currents on the GND lines, or reflections when long lines (longer than about 32 cm) are driven. For more information on the latter, see chapter 'Replacing LSTTL and driving transmission lines'.

The best example of an unwanted pulse generator is an octal device with bus outputs of which seven are switching simultaneously and the eighth, most remote, output is LOW. Figure 43(a) shows the maximum pulse voltage measured on the unswitched output of a 74HC/HCT374 as a function of  $V_{CC}$ . Figures 43(b) and 43(c) show this maximum volt-

age and the pulse width as functions of the number of outputs that are switching. It should be emphasised that any pulses produced by switching outputs won't cause other devices to respond even in worst-case conditions. This is because Fig.42 is based on a worst-case VOL and the

maximum expected pulse height of Fig.43 occurs for a best-case V<sub>OL</sub>. So, even when a pulse of the maximum expected height shown in Fig.43 occurs, there is still a noise margin. This can be verified by plotting the pulse heights of Fig.43 on the curves of Figs.42(a) and 42(b).






Fig. 43 (a) Amplitude of the voltage pulse (on pin 2, the most remote) due to switching seven of the bus-driver outputs of a 74HC/HCT374 octal flip-flop;  $C_L = 150 \, \text{pF}$ ,  $T_{amb} = 25 \,^{\circ}\text{C}$ . (b) Amplitude of the voltage pulse (on pin 2) as a function of the number of outputs switched;  $V_{CC} = 5 \, \text{V}$ ,  $C_L = 150 \, \text{pF}$ . (c) Pulse width as a function of the number of outputs switched;  $V_{CC} = 4.5 \, \text{to 6 V}$ ,  $C_L = 150 \, \text{pF}$ . For  $V_{CC} = 2 \, \text{V}$ , the maximum expected pulse width is about 10 ns.

#### **BUFFERED DEVICES**

#### Definition

Often the terms 'buffer devices', 'buffered inputs' or 'buffered outputs' are used without qualification and originate from the very first unbuffered CMOS logic family consisting of one-stage logic elements, usually gates. In these devices, both input switching levels and output impedances were not constant, so neither were output rise/fall times or propagation delay times. The Jedec JC40.2 committee define a buffered device to be at least two active stages with the output independent of the input logic voltage level and independent of the number of inputs that are HIGH or LOW.

A buffer meeting this definition is the AND-function circuit of Fig.44. The gain between input and output is high enough to consider the output impedance to be independent of the logic level at the input, and the output impedance is not affected by the state of the logic inputs.





Fig. 44 The minimum number of stages for a buffered device is two. This 2-stage example is an AND function.

All 74HC and 74HCT devices comprise at least two stages to minimize any pattern sensitivity of propagation delay time. Buffering also improves static noise immunity due to increased voltage gain, giving almost ideal transfer characteristics.

The designation 74HCU is used to denote single-stage devices. These have the same specification as 74HC devices but their input and output voltage parameters are relaxed. 74HCU devices don't have the high gain of 74HC/HCT versions, which makes them more suitable for use in RC or crystal oscillators and other feedback circuits operating in the linear mode.

### **Output buffering**

All 74HC and 74HCT devices have buffered outputs for optimum performance. To demonstrate the benefits of output buffering, consider what would happen without it. In the single-stage device shown in Fig.45, the output impedance depends on the d.c. input voltage. Consequently, the noise margins at the output become a function of the input voltage, even when  $V_{\rm I}$  is a legal HIGH or LOW level.




The steady-state impedance of the circuit of Fig.45 is also affected by the state of the inputs. Given that P1 and P2 have identical performances (same size), there are two values of impedance for output HIGH; one when either input is LOW and P1 or P2 conducts, and another when both inputs are LOW and both P1 and P2 conduct. Therefore, without output buffering, the state of output conduction depends on the number of inputs that are HIGH or LOW.

### Input buffering

An input is considered to be buffered when its switching threshold is unaffected by the logic states of other inputs. In the example of Fig.45 that has unbuffered inputs, the switching threshold of input 1 varies with a HIGH level at input 2, and vice versa. This is because the series impedance of transistors N1 and N2 determines the switching threshold of the device. The result can be seen in Fig.46 where curve 1+2 occurs when the two inputs are tied together, and curve 1 or 2 is the switching threshold when the accompanying input is at  $V_{CC}$ .

For true input buffering, an input must have an inverter stage with sufficient gain to ensure that logic levels give independent on-chip levels. Some gates in the 74HC series (usually AND or OR gates) have unbuffered inputs, however all devices meet the family logic level requirements. All 74HCT devices have buffered inputs.

buffered inputs.



# PERFORMANCE OF OSCILLATORS

When HCMOS devices are used in RC, crystal or Schmitt trigger oscillators or in analog amplifiers:

- a supply voltage of at least 3 V is required. Below this value, the transconductance of crystal oscillators is too low to start oscillations. In analog circuits, insufficient output current is available to drive external components;
- slow input rise and fall times cause the input stage of a HCMOS device to draw current. This additional quiescent supply current ΔI<sub>CC</sub> is given in the data sheets for 74HCT devices since these can be used as LSTTL replacements and may be driving a significant load. The total I<sub>CC</sub> for 74HC devices can be calculated by multiplying the value of I<sub>CC</sub> read from Fig.12 by the unit load coefficient given in the data sheet for the 74HCT device:
- in general, frequency stability won't be affected by supply voltage, so long as the permissible output currents of the devices are not exceeded.

For further information, see chapters 'Crystal oscillators' and 'Astable multivibrators'.

### LATCH-UP FREE

Latch-up is the creation of a low-impedance path between the power supply rails caused by the triggering of parasitic bipolar structures (SCRs) by input, output or supply overvoltages. These overvoltages induce currents that can exceed maximum device ratings. When the low-impedance path remains after removal of the triggering voltage, the device is said to have latch-up.

The JEDEC standard test being developed for latch-up specifies that the input/output current should be equal to the maximum rating ( $\pm 20$  mA), and that  $V_{CC}$  should also be not more than twice  $V_{CCmax}$  (14 V) for testing latch-up immunity with excess supply voltage. HCMOS ICs have been extensively subjected to the previously described tests with test parameters far exceeding those quoted by JEDEC.

In no case did latch-up occur. For example, it has been determined that an HCMOS input can typically withstand continuous current (5 s on, 15 s off) of 100 mA to 120 mA, or 1 µs pulses of 300 mA with a duty factor of 0.001. An input can also withstand a discharge from a 200 pF capacitor charged to 330 V. An HCMOS output can withstand continuous current (5 s on, 15 s off) of 200 mA to 300 mA, or  $1\mu s$  pulses of 400 mA with a duty factor of 0.001. However, because there is an internal polysilicon 100  $\Omega$ resistor in series with all HCMOS inputs, the input voltages required to achieve these current levels are so high  $(V_1 = V_{CC} + 0.7 V + 100I_1)$  that it is unlikely that they could occur in practice, even in a 6 V system with severe glitches. Moreover, beyond these current levels, excessive heating occurs or aluminium tracks or bond wires breakdown. It is therefore reasonable to conclude that HCMOS logic ICs are completely latch-up free.

For further information, see chapter 'Standardizing latch-up immunity tests'.

#### DROP-IN REPLACEMENTS FOR LSTTL

74HCT devices are power-saving, drop-in replacements for LSTTL devices. Because most systems are operated at frequencies far below the maximum possible, 74HCT devices can also be used to good effect in systems using ALS, AS, S, and FAST devices.

Fan-out should be considered when replacing a TTL device by a 74HCT device. TTL fan-out is usually expressed in unit loads (ULs) and the load is specified to be an input of the same family. In fact, TTL fan-out is determined by the ability of the outputs to sink current (a TTL input usually sources current). Table 13 shows the fan-out of 74HCT to the different TTL families.

The fan-outs given in Table 13 are derived at a voltage drop of max. 0.4 V (V<sub>OL</sub>). In the "74" TTL series, an extended V<sub>OL</sub> figure is often seen, e.g. 8 mA at 0.5 V voltage drop for LSTTL. If this figure is used to determine the fan-out of the TTL device it can result in a higher fan-out than is possible with 74HCT. This can be resolved by replacing as many of the driven TTL parts as possible by 74HCT devices to reduce the sink current requirement (the 74HCT input current is negligible). In addition, power dissipation is reduced significantly by using 74HCT.

Table 13: Fan-out of 74HCT to TTL circuits

74HCT	TTL	LS	ALS	FAST	S & AS
standard output	2	10	20	6	2
bus-driver output	3	15	30	10	3

January 1986 5–34

#### **BUS SYSTEMS**

CMOS is being used to an increasing extent in microprocessor bus systems following the introduction of versions of the popular NMOS processors.

There are several constraints imposed on microprocessor systems in industrial applications, such as electrically-noisy environments, battery-standby requirements and sealed, gas-tight enclosures. HCMOS bus systems, e.g. the CMOS STD bus (a non-proprietary CMOS bus standard) provides a solution to all these problems. It offers superior noise immunity, equal operating speed, lower power dissipation, wider supply voltage range, extended temperature range, and enhanced reliability.

For optimum results, use only 74HC devices in circuits which communicate directly with the bus. This allows a new bus termination to be introduced (see Fig.47(b)) which, unlike the conventional TTL bus termination, draws no heavy d.c. current and is more suited to HCMOS outputs.




Fig. 47 Bus terminations. (a) Conventional termination for TTL buses. (b) Proposed termination for CMOS STD bus equivalents.

The wider supply voltage range of HCMOS together with its lower power dissipation virtually eliminates problems caused by voltage drops along power buses between cards in a system. It is possible for a circuit to pick up severe noise spikes or differential voltages via an edge connector. Such pick-up can exceed the CMOS maximum ratings if not limited by a  $10\,\mathrm{k}\Omega$  series resistor in the HCMOS logic line. This will limit current to  $\pm20\,\mathrm{mA}$  for external voltages of up to  $\pm200\,\mathrm{V}$ , however, for correct functioning, the d.c. input current should be kept below those values stated in 'Input/output protection'. The recommended board edge input protection is shown in Fig.48.

In the circuit of Fig.48, if the input diode current exceeds the maximum input current, a HIGH-to-LOW level shifter should be used (e.g. 74HC4049 or 74HC4050).




Fig. 48 Example of the board edge input protection circuit.

For further information, see chapter 'Interfacing and protection of circuit board inputs'.

Since HCMOS bus-drivers do not have built-in hysteresis, slowly-rising pulses should be avoided or devices with Schmitt-trigger action should be used, such as the flip-flop series 74HC/HCT73, 74, 107, 109, 112, or the dedicated Schmitt triggers 74HC/HCT14 and 132. The rise and fall times can be derived from the information given in the section 'Propagation delays and transition times' of this User Guide.

#### PACKAGE PIN CAPACITANCE

In purely digital circuits, the input capacitance or threestate output capacitance is sufficient to determine the dynamic characteristics. However, when a HCMOS device is used in the linear region, it is necessary to take pin capacitance into account, e.g. to prevent crosstalk in analog switches or peaks in the frequency response of PLLs.

The use of SO packages with their low pin capacitances is recommended for HCMOS analog designs. Table 14 gives the pin-to-pin capacitances for the plastic DIL and SO packages used for HCMOS. Measurements were made using a dummy package with all unused pins connected to ground.

# User's Guide

Table 14: Typical pin capacitances (pF) of SO and DIL packages

	SO-14 & SO-16	DIL-16	SO-20	DIL-20	SQ-24	DIL-24
capacitance to ground of:						
corner pins	0.41	0.97				
all other pins	0.21	0.37				
any end two pins			0.65	1.12		
all other pins			0.25	0.40		
any end three pins					0.65	1.64
all other pins					0.33	0.65
capacitance between adjacent pins:						
including a corner pin	0.15	0.40				
all other pins	0.04	0.13				
any end three pins			0.28	0.49		
all other pins			0.14	0.22		
any end three pins					0.30	0.70
all other pins					0.12	0.28

# Section 6 Family Characteristics

**HCMOS Products** 



# Family Specification

#### **HCMOS Products**

#### **GENERAL**

These family specifications cover the common electrical ratings and characteristics of the entire HCMOS 74HC/HCT/HCU family, unless otherwise specified in the individual device data sheet.

#### INTRODUCTION

The 74HC/HCT/HCU high-speed Si-gate CMOS logic family combines the low power advantages of the HE4000B family with the high speed and drive capability of the low power Schottky TTL (LSTTL).

The family will have the same pin-out as the 74 series and provide the same circuit functions.

In these families are included several HE4000B family circuits which do not have TTL counterparts, and some special circuits.

The basic family of buffered devices, designated as XX74HCXXXXX, will operate at CMOS input logic levels for high noise immunity, negligible typical quiescent supply and input current. It is operated from a power supply of 2 to 6 V.

A subset of the family, designated as XX74HCTXXXXX, with the same features and functions as the "HC-types", will operate at standard TTL power supply voltage (5 V  $\pm$  10%) and logic input levels (0.8 to 2.0 V) for use as pin-to-pin compatible CMOS replacements to reduce power consumption without loss of speed. These types are also suitable for converted switching from TTL to CMOS.

Another subset, the XX74HCUXXXXX, consists of single-stage unbuffered CMOS compatible devices for application in RC or crystal controlled oscillators and other types of feedback circuits which operate in the linear mode.

#### HANDLING MOS DEVICES

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations.

However, to be totally safe, it is desirable to take handling

However, to be totally safe, it is desirable to take handling precautions into account (see also chapter "HANDLING PRECAUTIONS").

6–3 January 1986

# **RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT**

SYMBOL	PARAMETER		74HC			74HCT	•	UNIT	CONDITIONS
STIVIBUL	FANAMETEN	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	2.0	5.0	6.0	4.5	5.0	5.5	V	
VI	DC input voltage range	0		Vcc	0		Vcc	V	
v <sub>o</sub>	DC output voltage range	0		Vcc	0		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	per device
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times except for Schmitt-trigger inputs		6.0	1000 500 400		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V

### Note

For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", 10 V is specified as the maximum rating voltage.

# **RECOMMENDED OPERATING CONDITIONS FOR 74HCU**

SYMBOL	PARAMETER		74HCL	J	UNIT	CONDITIONS
STWIBOL	FANAIVIETEN	min.	typ.	max.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	2.0	5.0	6.0	V	
VI	DC input voltage range	0		v <sub>cc</sub>	V	
v <sub>o</sub>	DC output voltage range	0		vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	°C	per device

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
vcc	DC supply voltage	-0.5	+7	V	
±11K	DC input diode current		20	mA	for $V_1 < -0.5$ or $V_1 > V_{CC} + 0.5$ V
±10K	DC output diode current		20	mA	for $V_{O}$ < $-0.5$ or $V_{O}$ > $V_{CC}$ +0.5 $V$
±ΙΟ	DC output source or sink current - standard outputs - bus driver outputs		25 35	mA mA	for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current for types with: - standard outputs - bus driver outputs		50 70	mA mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT/HCU
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K

#### Note

For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", 11V is specified as the maximum rating voltage.

# DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				•	T <sub>amb</sub> (	°C)				•	TEST CO	NDITIONS
SYMBOL	PARAMETER				74H	;			UNIT	V	Vı	OTHER
STWIDUL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	VCC	٧١	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
V <sub>IH</sub> .	HIGH level input voltage	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0		
VIL	LOW level input voltage		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	٧	2.0 4.5 6.0		
V <sub>ОН</sub>	HIGH level output voltage all outputs	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		٧	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$
V <sub>OH</sub>	HIGH level output voltage standard outputs	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA
V <sub>OH</sub>	HIGH level output voltage bus driver outputs	3.98 5.48	4,32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 6.0 mA -I <sub>O</sub> = 7.8 mA
V <sub>OL</sub>	LOW level output voltage all outputs		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage standard outputs		0.15 0.16	0.26 0.26	,	0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage bus driver outputs		0.15 0.16			0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 6.0 mA I <sub>O</sub> = 7.8 mA
±IĮ	input leakage current			0.1		1.0		1.0	μА	6.0	V <sub>CC</sub> or GND	
±I <sub>OZ</sub>	3-state OFF-state current			0.5		5.0		10.0	μΑ	6.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND
¹cc	quiescent supply current SSI flip-flops MSI			2.0 4.0 8.0		20.0 40.0 80.0		40.0 80.0 160.0	μΑ μΑ μΑ	6.0 6.0 6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

January 1986 6–6

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (	°C)					rest co	NDITIONS
SYMBOL	PARAMETER				74HC	т			UNIT	Vac	Vı	OTHER
STIMBUL	PARAMETER		+25		-40 t	to +85	-40 t	o+125	ONIT	V <sub>CC</sub>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	OTTIEN
		min.	typ.	max.	min.	max.	min.	max.				
VIH	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5		
VIL	LOW level input voltage		1.2	0.8		8.0		0.8	٧	4.5 to 5.5		
Voн	HIGH level output voltage all outputs	4.4	4.5		4.4		4.4		V	4.5	VIH or VIL	-1 <sub>O</sub> = 20 μA
Voн	HIGH level output voltage standard outputs	3.98	4.32		3.84		3.7		V	4.5	VIH or VIL	-I <sub>O</sub> = 4.0 mA
V <sub>OH</sub>	HIGH level output voltage bus driver outputs	3.98	4.32		3.84		3.7		V	4.5	VIH or VIL	-I <sub>O</sub> = 6.0 mA
V <sub>OL</sub>	LOW level output voltage all outputs		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	Ι <sub>Ο</sub> = 20 μΑ
V <sub>OL</sub>	LOW level output voltage standard outputs		0.15	0.26		0.33		0.4	٧	4.5	VIH or VIL	I <sub>O</sub> = 4.0 mA
VOL	LOW level output voltage bus driver outputs		0.16	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 6.0 mA
±I <sub>I</sub>	input leakage current			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND	
±10Z	3-state OFF-state current			0.5		5.0		10.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> =V <sub>CC</sub> or GND per input pin; other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0
¹cc	quiescent supply current SSI flip-flops MSI			2.0 4.0 8.0		20.0 40.0 80.0		40.0 80.0 160.0	μΑ μΑ μΑ	5.5 5.5 5.5	V <sub>CC</sub> or GND	I <sub>O</sub> = 0 I <sub>O</sub> = 0
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0

### Note

<sup>1.</sup> The additional quiescent supply current per input is determined by the  $\Delta I_{CC}$  unit load, which has to be multiplied by the unit load coefficient as given in the individual data sheets. For dual supply systems the theoretical worst-case (V<sub>I</sub> = 2.4 V; V<sub>CC</sub> = 5.5 V) specification is:  $\Delta I_{CC}$  = 0.65 mA (typical) and 1.8 mA (maximum) across temperature.

# DC CHARACTERISTICS FOR 74HCU

Voltages are referenced to GND (ground = 0 V)

				•	T <sub>amb</sub> (	°C)					TEST CO	NDITIONS
SYMBOL	PARAMETER				74HC	:U			UNIT	vcc	٧ı	OTHER
STINIBUL	PARAMETER	+25			-40 to +85		-40 to +125		OWIT	VCC	٧,	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
VIH	HIGH level input voltage	1.7 3.6 4.8	1.4 2.6 3.4		1.7 3.6 4.8		1.7 3.6 4.8		v	2.0 4.5 6.0		
VIL	LOW level input voltage		0.6 1.9 2.6	0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	v .	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage	1.8 4.0 5.5	2.0 4.5 6.0		1.8 4.0 5.5		1.8 4.0 5.5		V	2.0 4.5 6.0	VIH or VIL	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA
V <sub>ОН</sub>	HIGH level output voltage	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>CC</sub> or GND	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage		0 0 0	0.2 0.5 0.5		0.2 0.5 0.5	The state of the s	0.2 0.5 0.5	V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$I_O = 20 \mu A$ $I_O = 20 \mu A$ $I_O = 20 \mu A$
V <sub>OL</sub>	LOW level output voltage		0.15 0.16			0.33 0.33		0.4 0.4	V	4.5 6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±II	input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND	
<sup>I</sup> CC	quiescent supply current SSI			2.0		20.0		40.0	μΑ	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	PARAMETER			74HC						vcc	WAVEFORMS	
STIMBOL	FANAMETEN	+25		-40	to +85	-40 to +125		+125 UNIT	VCC	WAVEI ORMS		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time standard outputs		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 3 and 4	
tTHL/ tTLH	output transition time bus driver outputs		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 3 and 4	

# **AC CHARACTERISTICS FOR 74HCU**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
OVMDOL	DADAMETED	74HCU					UNIT		WAVEFORMS			
SYMBOL	PARAMETER	+25		-40 to +85 -40 to		-40 to +125		V <sub>CC</sub>	MAVE! ONING			
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 1	

## **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
CVMDOL	PARAMETER			<b>74HCT</b>						V	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85 -40 to +125		UNIT	V <sub>CC</sub>	WAVEFORING			
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time standard outputs		7	15		19		22	·ns	4.5	Figs 8 and 9	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time bus driver outputs		5	12		15		18	ns	4.5	Figs 8 and 9	

#### **HCU TYPES**

### **AC WAVEFORMS 74HCU**




Fig. 1 Input rise and fall times, transition times and propagation delays for combinatorial logic ICs.

#### **TEST CIRCUIT FOR 74HCU**




Fig. 2 Test circuit.


### Definitions for Fig. 2:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $t_{\rm T}=$  termination resistance should be equal to the output impedance  $Z_{\rm O}$  of the pulse generator.

## **HC TYPES**

### **AC WAVEFORMS 74HC**



### **AC WAVEFORMS 74HC**





Fig. 4 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

### Notes to Fig. 4

- 1. In Fig. 4 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- 2. For AC measurements:  $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# **HC TYPES (continued)**

### **TEST CIRCUIT FOR 74HC**



(see AC CHARACTERISTICS for values).

termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

# **AC WAVEFORMS 74HC (continued)**





Fig. 6 Propagation delays of 3-state outputs.

## **TEST CIRCUIT FOR 74HC**



# **Switch position**

TEST	SWITCH
t <sub>PZH</sub>	GND
t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub>	GND
t <sub>PLZ</sub>	V <sub>CC</sub>

### Note to switch position table

For open-drain N-channel outputs  $t_{\text{PLZ}}$  and  $t_{\text{PZL}}$  are applicable.

Fig. 7 Test circuit for 3-state outputs.

Definitions for Fig. 7:

6-11

load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

termination resistance should be equal to the output impedance Zo of the pulse generator.

### **HCT TYPES**

### **AC WAVEFORMS 74HCT**




Fig. 8 Input rise and fall times, transition times and propagation delays for combinatorial logic ICs.

#### **AC WAVEFORMS 74HCT**




Fig. 9 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

### Notes to Fig. 9

- 1. In Fig. 9 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- 2. For AC measurements:  $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

### **TEST CIRCUIT FOR 74HCT**





Fig. 10 Test circuit.

Definitions for Fig. 10:


- C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).
- $R_T$  = termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

# **HCT TYPES** (continued)

# **AC WAVEFORMS 74HCT** (continued)



## **TEST CIRCUIT FOR 74HCT**



# **Switch position**

TEST	SWITCH
t <sub>PZH</sub> t <sub>PZL</sub> t <sub>PHZ</sub> t <sub>PLZ</sub>	GND V <sub>CC</sub> GND V <sub>CC</sub>

### Note to switch position table

For open-drain N-channel outputs  $t_{\text{PLZ}}$  and  $t_{\text{PZL}}$  are applicable.

Fig. 12 Test circuit for 3-state outputs.

Definitions for Fig. 12:

 $C_L = load$  capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_{\rm T}={
m termination}$  resistance should be equal to the output impedance  $Z_{\rm O}$  of the pulse generator.

# Data Sheet Specification Guide

### **HCMOS Products**

#### INTRODUCTION

The 74HCMOS data sheets have been designed for ease-ofuse. A minimum of cross-referencing for more information is needed.

### TYPICAL PROPAGATION DELAY AND FREQUENCY

The typical propagation delays listed at the top of the data sheets are the average of  $tp_{LH}$  and  $tp_{HL}$  for the longest data path through the device with a 15 pF load.

For clocked devices, the maximum frequency of operation is also given. The typical operating frequency is the maximum device operating frequency with a 50% duty factor and no constraints on  $t_r$  and  $t_f$ .

#### LOGIC SYMBOLS

Two logic symbols are given for each device — the conventional one (Logic Symbol) which explicitly shows the internal logic (except for complex logic) and the IEC Logic Symbol as developed by the IEC (International Electrotechnical Commission).

The IEC has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic current to each output without explicitly showing the internal logic. Internationally, Working Group 2 of IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) which supersedes Publication 117-15, published in 1972.

#### RATINGS

The "RATINGS" table (Limiting values in accordance with the Absolute Maximum System — IEC134) lists the maximum limits to which the device can be subjected without damage. This doesn't imply that the device will function at these extreme conditions, only that, when these conditions are removed and the device operated within the Recommended Operating Conditions, it will still be functional and its useful life won't have been shortened.

The maximum rated supply voltage of 7 V is well below the typical breakdown voltage of 18 V.

#### RECOMMENDED OPERATING CONDITIONS

The "RECOMMENDED OPERATING CONDITIONS" table lists the operating ambient temperature and the conditions under which the limits in the "DC CHARACTERISTICS" and "AC CHARACTERISTICS" tables will be met. The table should not be seen as a set of limits guaranteed by the manufacturer, but as the conditions used to test the devices and guarantee that they will then meet the limits in the DC and AC CHARACTERISTICS tables.

# **Data Sheet Specification Guide**

#### **TEST CIRCUITS**

Good high-frequency wiring practices should be used in test circuits. Capacitor leads should be as short as possible to minimize ripples on the output waveform transitions and undershoot. Generous ground metal (preferably a groundplane) should be used for the same reasons. A V<sub>CC</sub> decoupling capacitor should be provided at the test socket, also with short leads. Input signals should have rise and fall times of 6 ns, a signal swing of 0 V to VCC for 74HC and OV to 3V for 74HCT; a 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must be increased for testing fmax. Two pulse generators are usually required for testing such parameters as set-up time, hold time and removal time. fmax is also tested with 6ns input rise and fall times, with a 50% duty factor, but for typical fmax as high as 60 MHz, there are no constraints on rise and fall times.

#### DC CHARACTERISTICS

The "DC CHARACTERISTICS" table reflects the DC limits used during testing. The values published are guaranteed.

The threshold values of  $V_{IH}$  and  $V_{IL}$  can be tested by the user. If  $V_{IH}$  and  $V_{IL}$  are applied to the inputs, the output voltages will be those published in the "DC CHARACTER-ISTICS" table. There is a tendency, by some, to use the published  $V_{IH}$  and  $V_{IL}$  thresholds to test a device for functionality in a "function-table exercizer" mode. This frequently causes problems because of the noise present at the test head of automated test equipment with cables up to 1 metre. Parametric tests, such as those used for the output levels under the  $V_{IH}$  and  $V_{IL}$  conditions are done fairly slowly, in the order of milliseconds, so that

there is no noise at the inputs when the outputs are measured. But in functionality testing, the outputs are measured much faster, so there can be noise on the inputs, before the device has assumed its final and correct output state. Thus, never use  $V_{IH}$  and  $V_{IL}$  to test the functionality of any HCMOS device type; instead, use input voltages of  $V_{CC}$  (for the HIGH state) and 0 V (for the LOW state). In no way does this imply that the devices are noise-sensitive in the final system.

In the data sheets, it may appear strange that the typical  $V_{1L}$  is higher than the maximum  $V_{1L}$ . However, this is because  $V_{1L\max}$  is the maximum  $V_{1L}$  (guaranteed) for all devices that will be recognized as a logic LOW. However, typically a higher  $V_{1L}$  will also be recognized as a logic LOW. Conversely, the typical  $V_{1H}$  is lower than its minimum guaranteed level.

For 74HCMOS, unlike TTL, no output HIGH short-circuit current is specified. The use of this current, for example, to calculate propagation delays with capacitive loads, is covered by the HCMOS graphs showing the output drive capability and those showing the dependence of propagation delay on load capacitance.

The quiescent supply current  $I_{CC}$  is the leakage current of all the reversed-biased diodes and the OFF-state MOS transistors. It is measured with the inputs at  $V_{CC}$  or GND and is typically a few nA.

## **AC CHARACTERISTICS**

The "AC CHARACTERISTICS" table lists the guaranteed limits when a device is tested under the conditions given in the AC Test Circuits and Waveforms section.

# **Definitions of Symbols**

#### **HCMOS Products**

# DEFINITIONS OF SYMBOLS AND TERMS USED IN HCMOS DATA SHEETS

#### Currents

Positive current is defined as conventional current flow into a device.

Negative current is defined as conventional current flow out of a device

 $I_{\rm CC}$  Quiescent power supply current; the current flowing into the  $V_{\rm CC}$  supply terminal.

 $\Delta I_{CC}$  Additional quiescent supply current per input pin at a specified input voltage and  $V_{CC}$ .

GND Quiescent power supply current; the current flowing into the GND terminal.

Input leakage current; the current flowing into a device at a specified input voltage and V<sub>CC</sub>.

 ${\bf I}_{\rm IK}$  Input diode current; the current flowing into a device at a specified input voltage.

Output source or sink current; the current flowing into a device at a specified output voltage.

I<sub>OK</sub> Output diode current; the current flowing into a device at a specified output voltage.

l<sub>OZ</sub> OFF-state output current; the leakage current flowing into the output of a 3-state device in the OFF-state, when the output is connected to V<sub>CC</sub> or GND.

Analog switch leakage current; the current flowing into an analog switch at a specified voltage across the switch and  $V_{\rm CC}.$ 

#### Voltages

lo

ls

All voltages are referenced to GND (ground), which is typically 0 V.

GND Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.

V<sub>CC</sub> Supply voltage; the most positive potential on the device.

V<sub>EE</sub> Supply voltage; one of two (GND and V<sub>EE</sub>) negative power

V<sub>H</sub> Hysteresis voltage; difference between the trigger levels, when applying a positive and a negative-going input signal.

V<sub>IH</sub> HIGH level input voltage; the range of input voltages that represents a logic HIGH level in the system.

V<sub>IL</sub> LOW level input voltage; the range of input voltages that represents a logic LOW level in the system. V<sub>OH</sub> HIGH level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.

V<sub>OL</sub> LOW level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.

V<sub>T+</sub> Trigger threshold voltage; positive-going signal.

V<sub>T-</sub> Trigger threshold voltage; negative-going signal.

## Analog terms

R<sub>ON</sub> ON-resistance; the effective ON-state resistance of an analog switch, at a specified voltage across the switch and output load.

 $\Delta R_{ON} \qquad \Delta ON\text{-resistance}; the difference in ON\text{-resistance} between any two switches of an analog device at a specified voltage across the switch and output load.}$ 

### Capacitances

C<sub>1</sub> Input capacitance; the capacitance measured at a terminal connected to an input of a device.

C<sub>I/O</sub> Input/Output capacitance; the capacitance measured at a terminal connected to an I/O-pin (e.g. a transceiver).

C<sub>L</sub> Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.

C<sub>PD</sub> Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function, when no extra load is provided to the device.

C<sub>S</sub> Switch capacitance; the capacitance of a terminal to a switch of an analog device.

## **AC** switching parameters

f<sub>i</sub> Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate HIGH and LOW for data input or using the toggle mode, whichever is applicable.

f<sub>o</sub> Output frequency; each output.

# **Definitions of Symbols**

- $f_{max}$  Maximum clock frequency; clock input waveforms should have a 50% duty factor and be such as to cause the outputs to be switching from  $10\% V_{CC}$  to  $90\% V_{CC}$  in accordance with the device function table.
- t<sub>h</sub> Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
- t<sub>r</sub>, Clock input rise and fall times; 10% and 90% values.

### AC switching parameters (continued)

- tphl Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V points for the 74HCT devices, with the output changing from the defined HIGH level to the defined LOW level.
- tplh Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V point for the 74HCT devices, with the output changing from the defined LOW level to the defined HIGH level.
- tpHZ 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC and 74HCU devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a HIGH level (VOH) to a high impedance OFF-state (Z).
- tpLZ 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a LOW level (VOL) to a high impedance OFF-state (Z).

- tpZH

  3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a HIGH level (VOH).
- tpzL 3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a LOW level (VOI).
- t<sub>rem</sub> Removal time; the time between the end of an overriding asynchronous input, typically a clear or reset input, and the earliest permissible beginning of a synchronous control input, typically a clock input, normally measured at the 50% points for 74HC devices and the 1.3V points for the 74HCT devices on both input voltage waveforms.
- t<sub>su</sub> Set-up time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the coltrol input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
- t<sub>THL</sub> Output transition time; the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH-to-LOW.
- t<sub>THL</sub> Output transition time; the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW-to-HIGH.
- t<sub>W</sub> Pulse width; the time between the 50% amplitude points on the leading and trailing edges of a pulse for 74HC and 74HCU devices and at the 1.3 V points for 74HCT devices.

Section 7 Device Data

**HCMOS Products** 

# 74HC/HCT00 **Quad 2-Input NAND Gate**

**Product Specification** 

# **HCMOS Products**

### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

# **GENERAL DESCRIPTION**

The 74HC/HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The 74HC/HCT00 provide the 2-input NAND function.

0.44001		CONDITIONS	TYPI	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII
tPHL/ tPLH	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	8	ns
Ci	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	22	22	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


# **ORDERING INFORMATION / PACKAGE OUTLINES**


74HC / HCT00N: 14-pin plastic DIP; NH1 package 74HC / HCT00D: 14-pin SO-14; DH1 package

#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage








# 74HC/HCT00





# **FUNCTION TABLE**

INP	UTS	OUTPUT
nΑ	nB	nΥ
L	L H	H
H	L H	H
i ''		_

H = HIGH voltage level L = LOW voltage level

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C) 74HC								7	EST CONDITIONS	
	PARAMETER									VCC	WAVEFORMS	
SYMBOL	PANAMETER	HETER +25		5 -40 to +85		to +85	85 -40 to +125		UNIT	V	WAVEI OIIMO	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay nA, nB to nY		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

74HC/HCT00

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

## Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB	2.20

### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				-	r <sub>amb</sub> (	°C)		TEST CONDITIONS			
	PARAMETER	74HCT								vcc	WAVEFORMS
SYMBOL	PARAMETER		+25		<b>-40</b>	to +85	-40 to	+125	UNIT	V	WAVETOTIMO
			typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		10	19		24		29	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6

# 74HC/HCT00

### **AC WAVEFORMS**




Fig. 6 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 74HC/HCT02 Quad 2-Input NOR Gate

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT02 provide the 2-input NOR function.

SYMBOL	DADAMETED	CONDITIONS	TYF	UNIT	
STIMBUL	PARAMETER	CONDITIONS	нс	нст	UNIT
tPHL/ tPLH	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	9	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	22	24	pF

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

 $f_i$  = input frequency in MHz  $f_0$  = output frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

# ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT02N: 14-pin plastic DIP; NH1 package 74HC / HCT02D: 14-pin SO-14; DH1 package


### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
1, 4, 10, 13	1Y to 4Y	data outputs	
2, 5, 8, 11	1A to 4A	data inputs	
3, 6, 9, 12	1B to 4B	data inputs	
7	GND	ground (0 V)	
14	Vcc	positive supply voltage	


# Quad 2-Input NOR Gate


# 74HC/HCT02











## **FUNCTION TABLE**

INP	UTS	OUTPUT
nΑ	nB	nΥ
L	L	Н
L	H	L
Н	L	L
Н	Н	L

H = HIGH voltage level L = LOW voltage level

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	PARAMETER	74HC							UNIT	vcc	WAVEFORMS	
STWIBOL	ranameren		+25		-40 t	o +85	-40 t	o +125	OMIT	V CC	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / tPLH	propagation delay nA, nB to nY		25 9 7	90 18 15		115 23 20	,	135 27 23	ns	2.0 4.5 6.0	Fig. 6	
tTHL/ tTLH	output transition time		19 7 6	75 15 13	,	95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

# Quad 2-Input NOR Gate

74HC/HCT02

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

## Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB	1.50

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	T <sub>amb</sub> (°C)								TEST CONDITIONS			
SYMBOL P	PARAMETER		74HCT								WAVEFORMS	
STWIBOL	PARAMETER		+25		-40 t	o +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVELORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB to nY		11	19		24		29	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	

# Quad 2-Input NOR Gate

# 74HC/HCT02

### **AC WAVEFORMS**



# Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

CL = output load capacitance in p

V<sub>CC</sub> = supply voltage in V

 $R_L = \text{pull-up resistor in } M\Omega$ 

# Sianetics

# 74HC/HCT03 **Quad 2-Input NAND Gate**

**Product Specification** 

### **HCMOS Products**

#### **FEATURES**

Level shift capability

Output capability: standard

(open drain)

I<sub>CC</sub> category: SSI

#### GENERAL DESCRIPTION

The 74HC/HCT03 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT03 provide the 2-input NAND function.

The 74HC/HCT03 have open-drain Ntransistor outputs, which are not clamped by a diode connected to V<sub>CC</sub>. In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and V<sub>Omax</sub>. This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
OT INIDOL	TANAMETEN	CONDITIONS	нс	нст	CIVII	
tpZL/ tpLZ	propagation delay	C <sub>L</sub> = 15 pF R <sub>L</sub> = 1 kΩ V <sub>CC</sub> = 5 V	8	10	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1, 2 and 3	4.0	4.0	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_0) +$$

+  $\Sigma$  (V<sub>O</sub><sup>2</sup>/R<sub>L</sub>) x duty factor LOW, where:

fi = input frequency in MHz

fo = output frequency in MHz

 $V_O$  = output voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs  $\Sigma$  (V<sub>O</sub><sup>2</sup>/R<sub>L</sub>) = sum of outputs

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

3. The given value of CPD is obtained with:  $C_1 = 0 pF and R_1 = \infty$ 


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT03N: 14-pin plastic DIP; NH1 package 74HC / HCT03D: 14-pin SO-14; DH1 package


### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage


# 74HC/HCT03











### **FUNCTION TABLE**

INP	UTS	ОИТРИТ
nA	nB	nY
L H H	L H L	Z Z Z L

H = HIGH voltage level

L = LOW voltage level Z = high impedance OFF-state

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+7	V	
v <sub>o</sub>	DC output voltage	-0.5	+7	٧	
İIK	DC input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
−loĸ	DC output diode current		20	mA	for $V_0 < -0.5 \text{ V}$
-l <sub>0</sub>	DC output source or sink current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{O}}$
±ICC; ±IGND	DC VCC or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range; —40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K

# **74HC/HCT03**

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications", except that the  $V_{OH}$  values are not valid for open drain. They are replaced by  $I_{OH}$  as given below.

Output capability: standard (open drain), excepting VOH

ICC category: SSI

Voltages are referenced to GND (ground = 0 V)

				1	amb (	°C)				TEST CONDITIONS		
SYMBOL PARAMETER		74HC								\ ,	OTHER	
STINIBOL	JL PARAMETER		+25		-40 to +85 -4		-40 to +125		UNIT	v <sub>cc</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
Іон	HIGH level output leakage current			0.5		5.0		10.0	μΑ	2.0 to 6.0	VIL	*

<sup>\*</sup>The maximum operating output voltage (V<sub>Omax</sub>) is 6.0 V.

# **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

			T <sub>amb</sub> (°C)							TEST CONDITIONS	
SYMBOL	PARAMETER		74HC						UNIT	Van	WAVEFORMS
31 MBOL	FANAMETER		+25		-40 to +85		-40 to +125		ONT	V <sub>CC</sub> V	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tpZL/ tpLZ	propagation delay nA, nB to nY		28 10 8	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> THL	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

# 74HC/HCT03

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications", except that the  $V_{OH}$  values are not valid for open drain. They are replaced by  $I_{OH}$  as given below.

Output capability: standard (open drain), excepting VOH

I<sub>CC</sub> category: SSI

Voltages are referenced to GND (ground = 0 V)

		Т <sub>ать</sub> (°С)								TEST CONDITIONS		
SYMBOL	PARAMETER		74HCT						LINUT	v <sub>cc</sub> v	Vį	OTHER
STWIBOL	FARAMETER	+25		-40 to +85 -40 to +1		0+125 UNIT						
		min.	typ.	max.	min.	max.	min.	max.				
ГОН	HIGH level output leakage current			0.5		5.0		10.0	μΑ	4.5 to 5.5	VIL	* (

<sup>\*</sup>The maximum operating output voltage ( $V_{Omax}$ ) is 6.0 V.

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nB	1.0


### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

	PARAMETER		T <sub>amb</sub> (°C)							TEST CONDITIONS	
SYMBOL		74HCT						UNIT	V	WAVEFORMS	
011111002		+25		-40 to +85		-40 to +125		ONT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
tPZL/ tPLZ	propagation delay nA, nB, to nY		12	24		30		36	ns	4.5	Fig. 6
<sup>t</sup> THL	output transition time		7	15		19		22	ns	4.5	Fig. 6

# 74HC/HCT03

### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 7 Test circuit (open drain)

Definitions for Figs. 7 and 8:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

NEGATIVE INPUT PULSE	$\begin{array}{c} & & & & \\ \hline 90\% & & & \\ \hline & & & \\ \hline & & & \\ \hline & & & \\ & & \\ \hline & \\ \hline & & \\ \hline & & \\ \hline & \\ \hline & & \\ \hline & \\ \hline & & \\ \hline & & \\ \hline & & \\ \hline \\ \hline$
POSITIVE INPUT PULSE	10% t <sub>THL</sub> (t <sub>Γ</sub> ) t <sub>THL</sub> (t <sub>Γ</sub> ) AMPLITUDE  10% V <sub>M</sub> OV 7287476.3

Fig. 8 Input pulse definitions.

<b>FARM</b> V	A4401 ITUDE	.,	t <sub>r</sub> ; t <sub>f</sub>				
FAMILY	AMPLITUDE	V <sub>M</sub>	f <sub>max</sub> ; PULSE WIDTH	OTHER			
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1,.3 V	< 2 ns	6 ns 6 ns			

# 74HC/HCT04 Hex Inverter

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

Output capability: standard

• I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT04 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT04 provide six inverting buffers.

CYMPOL		CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONII	
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	8	ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	21	24	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

# ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT04N: 14-pin plastic DIP; NH1 package 74HC / HCT04D: 14-pin SO-14; DH1 package


## PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13		data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage


# 5


# Hex Inverter


# 74HC/HCT04











# **FUNCTION TABLE**

INPUT	OUTPUT
nA	nΥ
L H	H L

H = HIGH voltage level L = LOW voltage level

# Hex Inverter 74HC/HCT04

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
	PARAMETER		74HC								WAVEFORMS
	PARAMETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVEIONWS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA	1.20

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER		T <sub>amb</sub> (°C)								TEST CONDITIONS		
		74НСТ								Voc	WAVEFORMS		
			+25		-40 t	o +85	-40 to	+125		VCC	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.					
tPHL/ tPLH	propagation delay nA to nY		10	20		24		29	ns	4.5	Fig. 6		
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6		

# Hex Inverter

# 74HC/HCT04

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 74HCU04 Hex Inverter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HCU04 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7.

The 74HCU04 is a general purpose hex inverter. Each of the six inverters is a single stage.

#### **FUNCTION TABLE**

INPUT	ОИТРИТ
nA	nΥ
L H	H L

H = HIGH voltage level L = LOW voltage level

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	5	ns
Cl	input capacitance		3.5	pF
CPD	power dissipation capacitance per inverter	notes 1 and 2	10	pF

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HCU04N: 14-pin plastic DIP; NH1 package 74HCU04D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage


# Hex Inverter


74HCU04











# Hex Inverter 74HCU04

#### DC CHARACTERISTICS FOR 74HCU

Voltages are referenced to GND (ground = 0 V)

	PARAMETER			•	T <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL					74HC	U	•		UNIT	Vcc	٧ı	OTHER	
0.1111002	TANAMETER		+25		-40 to +85		-40 to +125		ONT	V	٧١	OTTIEN	
		min.	typ.	max.	min.	max.	min.	max.					
V <sub>IH</sub>	HIGH level input voltage	1.7 3.6 4.8	1.4 2.6 3.4		1.7 3.6 4.8		1.7 3.6 4.8		v	2.0 4.5 6.0		·	
VIL	LOW level input voltage		0.6 1.9 2.6	0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	V	2.0 4.5 6.0			
V <sub>OH</sub>	HIGH level output voltage	1.8 4.0 5.5	2.0 4.5 6.0		1.8 4.0 5.5		1.8 4.0 5.5		V	2.0 4.5 6.0	VIH or VIL	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA	
V <sub>OH</sub>	HIGH level output voltage	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	VCC or GND	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA	
VOL	LOW level output voltage		0 0 0	0.2 0.5 0.5		0.2 0.5 0.5		0.2 0.5 0.5	v	2.0 4.5 6.0	VIH or VIL	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA	
VOL	LOW level output voltage		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA	
±II	input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND		
Icc	quiescent supply current			2.0		20.0		40.0	μΑ	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0	

# Hex Inverter 74HCU04

#### **AC CHARACTERISTICS FOR 74HCU**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER		T <sub>amb</sub> (°C)								TEST CONDITIONS		
				74H	CU	UNIT	vcc	WAVEFORMS					
			+25		-40 t	o +85	-40 to	+125	O.V.	V	WAVEIONING		
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nA to nY		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6		
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6		

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the data input (nA) to data output (nY) propagation delays and the output transition times.

#### Note to AC waveforms

(1)  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .

#### **TYPICAL TRANSFER CHARACTERISTICS**





Fig. 7  $\frac{}{I_{O}} = 0; V_{CC} = 6.0 \text{ V}.$ 






Fig. 9  $\frac{1}{10} \text{ V}_{\text{O}}; ---- \text{I}_{\text{D}} \text{ (drain current)}$  I  $_{\text{O}}$  = 0; V  $_{\text{CC}}$  = 2.0 V.

#### Hex Inverter 74HCU04




Fig. 10 Test set-up for measuring forward transconductance gfs = dio/dvi at vo is constant (see also graph Fig. 11).





Fig. 11 Typical forward transconductance gfs. as a function of the supply voltage VCC at  $T_{amb} = 25$  °C.

#### APPLICATION INFORMATION

Some applications for the "HCU04" are:

- In crystal oscillator designs
- Linear amplifier (see Fig. 12).



Note to Fig. 12

$$Z_L > 10 \text{ k}\Omega$$
;  $A_{OL} = 20 \text{ (typ.)}$ 

$$A_{U} = - \begin{array}{c} A_{OL} \\ \hline 1 + \frac{R1}{R2} (1 + A_{OL}) \end{array}; \begin{array}{c} V_{O \text{ max (p-p)}} \\ \approx V_{CC} - 2 \text{ V centered at } \frac{1}{2} \text{ VCC} \end{array}$$

 $3 \text{ k}\Omega \leqslant \text{R1, R2} \leqslant 1 \text{ M}\Omega$ Typical unity gain bandwidth product is 5 MHz.

 $C_{\parallel} = 20 \text{ pF (typ.)}$  $A_{OL}$  = open loop amplification  $A_{u}$  = voltage amplification

# 74HC/HCT08 Quad 2-Input AND Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

ICC category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT08 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT08 provide the 2 input.

The 74HC/HCT08 provide the 2-input AND function.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	ONIT	
tPHL/ tPLH	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	11	ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	10	20	pF	

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz C<sub>1</sub> = ou

f<sub>O</sub> = output frequency in MHz

CL = output load capacitance in pF VCC = supply voltage in V


 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT08N: 14-pin plastic DIP; NH1 package 74HC / HCT08D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage










# Quad 2-Input AND Gate

# 74HC/HCT08







#### **FUNCTION TABLE**

INF	PUTS	OUTPUT				
nA	nB	nΥ				
L H H	L H L H	L L H				

H = HIGH voltage level

L = LOW voltage level

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

SYMBOL			T <sub>amb</sub> (°C)								EST CONDITIONS
	PARAMETER										WAVEFORMS
	PARAWEICK	+25		V <sub>CC</sub>							
		min.	typ.	max.	min.	max.	min.	max.			
tpHL/ tpLH	propagation delay nA, nB to nY		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7

# Quad 2-Input AND Gate

### 74HC/HCT08

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
nA, nB	0.6

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

	T <sub>amb</sub> (°C)									TEST CONDITIONS		
SYMBOL PARAMETER					74HC	т	UNIT	vcc	WAVEFORMS			
STIMBOL	PARAMETER		+25		-401	to +85 -40 to +125			VCC	WAVEFORMS		
		min.	min. typ. max. n		min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB to nY		14	24		30		36	ns	4.5	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 7	

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 74HC/HCT10 Triple 3-Input NAND Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

ICC category: SSI

#### GENERAL DESCRIPTION

The 74HC/HCT10 are high-speed Si-gate CMOS devices and are pin compatible with low power Schotttky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT10 provide the 3-input NAND function.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STIMBOL	ranawieren	CONDITIONS	нс	нст	CIVIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB, nC to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	12	14	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>1</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V


 $f_0$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT10N: 14-pin plastic DIP; NH1 package 74HC / HCT10D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 9	1A to 3A	data inputs
2, 4, 10	1B to 3B	data inputs
13, 5, 11	1C to 3C	data inputs
12, 6, 8	1Y to 3Y	data outputs
7	GND	ground (0 V)
14	vcc	positive supply voltage









# Triple 3-Input NAND Gate

### 74HC/HCT10





#### **FUNCTION TABLE**

	INPUTS	ОИТРИТ	
nA	nB	nY	
L L L	L L H	L H L	Н Н Н
Н Н Н	L L H	L H L H	Н Н Н L

H = HIGH voltage level L = LOW voltage level

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	74HC								Vcc	WAVEFORMS		
SYMBOL	YMBOL PARAMETER	+25			-40 to +85 -40		-40 t	-40 to +125		VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB, nC to nY		30 11 9	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nB, nC	1.5

# Triple 3-Input NAND Gate


# 74HC/HCT10

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL PARAMETER	<b>74HCT</b>							UNIT	V	WAVEFORMS		
STWIBOL	FANAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB, nC to nY		14	24		30		36	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **74HC/HCT11**Triple 3-Input AND Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT11 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT11 provide the 3-input AND function.

SYMBOL	DAD AMETER	CONDITIONS	TYP	TYPICAL			
	PARAMETER	CONDITIONS	НС	нст	UNIT		
t <sub>PHL</sub> /	propagation delay nA, nB, nC to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	10	13	ns		
CI	input capacitance		3.5	3.5	pF		
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	26	28	pF		

GND = 0 V; 
$$T_{amb} = 25$$
 °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF


 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT11N: 14-pin plastic DIP; NH1 package 74HC / HCT11D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 9	1A to 3A	data inputs
2, 4, 10	1B to 3B	data inputs
7	GND	ground (0 V)
12, 6, 8	1Y to 3Y	data outputs
13, 5, 11	1C to 3C	data outputs
14	Vcc	positive supply voltage









# Triple 3-Input AND Gate

# 74HC/HCT11





#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
nA	nB	nΥ	
L	L	L	
L	H	H	
L	H	H	
H	L	L	L
H	L	H	L
H	H	L	H

H = HIGH voltage level L = LOW voltage level

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SVMPOL	SYMBOL PARAMETER	74HC								V	WAVEFORMS	
STINIBUL	FANAMETEN		+25		-40	to +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay nA, nB, nC to nY		32 12 10	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6	
tTHL/ tTLH	output transition times		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

# Triple 3-Input AND Gate

### 74HC/HCT11

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB, nC	0.5

#### **AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL					T <sub>amb</sub> (	(°C)		TEST CONDITIONS				
	PARAMETER				74H	СТ			UNIT	vcc	WAVEFORMS	
	PANAMETER		+25		<b>-40</b>	to +85	-40 t	o +125	OWN	V	WAVEIONNIS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB, nC to nY		16	28		35		42	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition times		7	15		19		22	ns	4.5	Fig. 6	

# Triple 3-Input AND Gate

# 74HC/HCT11

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \, V$ ;  $V_I = GND$  to  $3 \, V$ .

# 74HC/HCT14 Hex Inverting Schmitt Trigger

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Output capability: standard
- I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT14 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT14 provide six inverting buffers with Schmitt-trigger action. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

SYMBOL	PARAMETER	CONDITIONS	TYI	UNIT		
STWIBOL	TANAMETER	CONDITIONS	нс	нст	Oldin	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	15	ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	7	8	pF	

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$  where:

f<sub>1</sub> = input frequency in MHz C<sub>L</sub> = outp

fo = output frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT14N: 14-pin plastic DIP; NH1 package 74HC / HCT14D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 5, 9, 11, 13	1A to 6A	data inputs
2, 4, 6, 8, 10, 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage


# Hex Inverting Schmitt Trigger


### 74HC/HCT14











7Z93645

Fig. 5 Logic diagram (one Schmitt trigger).

#### **FUNCTION TABLE**

INPUT	OUTPUT
nΑ	nΥ
L H	H L

H = HIGH voltage level L = LOW voltage level

#### **APPLICATIONS**

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

# Hex Inverting Schmitt Trigger

### 74HC/HCT14

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

ICC category: SSI

#### Transfer characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL				•	т <sub>ать</sub> (	°C)		TEST CONDITIONS			
	DARAMETER				74	нс	UNIT	Vas	MAN/FFORMS		
	PARAMETER		+25		-40	to +85	-40 t	o +125	ONT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
V <sub>T+</sub>	positive-going threshold	0.7 1.7 2.1		1.5 3.15 4.2	0.7 1.7 2.1	1.5 3.15 4.2	0.7 1.7 2.1	1.5 3.15 4.2	V	2.0 4.5 6.0	Figs 6 and 7
V <sub>T</sub> _	negative-going threshold	0.3 0.9 1.2		1.0 2.2 3.0	0.3 0.9 1.2	1.0 2.2 3.0	0.3 0.9 1.2	1.0 2.2 3.0	v	2.0 4.5 6.0	Figs 6 and 7
VΗ	hysteresis (V <sub>T+</sub> — V <sub>T</sub> _)	0.2 0.4 0.6		1.0 1.4 1.6	0.2 0.4 0.6	1.0 1.4 1.6	0.2 0.4 0.6	1.0 1.4 1.6	v	2.0 4.5 6.0	Figs 6 and 7

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

SYMBOL			T <sub>amb</sub> (°C)								TEST CONDITIONS
	PARAMETER				74H	С			UNIT	V	WAVEFORMS
	PARAMETER		+25		<b>-40</b>	to +85	-40 t	o +1 <b>25</b>	ONIT	v <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			_
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 8

# Hex Inverting Schmitt Trigger

74HC/HCT14

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA	0.3

#### Transfer characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL			T <sub>amb</sub> (°C)							•	TEST CONDITIONS	
	PARAMETER	)			74HC	т			LINIT	,	WAVEFORMS	
	PARAMETER		+25		40	to +85	-40 to	o +125	UNIT	v <sub>cc</sub>	WAVEFORMS	
	1	min.	typ.	max.	min.	max.	min.	max.				
V <sub>T+</sub>	positive-going threshold	1.2 1.4		1.9 2.1	1.2 1.4	1.9 2.1	1.2 1.4	1.9 2.1	V	4.5 5.5	Figs 6 and 7	
V <sub>T</sub> _	negative-going threshold	0.5 0.6		1.2 1.4	0.5 0.6	1.2 1.4	0.5 0.6	1.2 1.4	V	4.5 5.5	Figs 6 and 7	
V <sub>H</sub>	hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	0.4 0.4		_	0.4 0.4	_	0.4 0.4	_	٧	4.5 5.5	Figs 6 and 7	

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


SYMBOL	. '				T <sub>amb</sub> (	°C)		TEST CONDITIONS			
	DADAMETED				74HCT						
	PARAMETER		+25		-40 t	to +85	-40 t	-40 to +125 UNIT V <sub>CC</sub> WAVEF		WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		18	31		39		47	ns	4.5	Fig. 8
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 8

# Hex Inverting Schmitt Trigger


# 74HC/HCT14

#### TRANSFER CHARACTERISTIC WAVEFORMS





#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 74HC/HCT20 Dual 4-Input NAND Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

● I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT20 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The 74HC/HCT20 provide the 4-input NAND function.

SYMBOL	DADAMETER	CONDITIONS	TYP	TYPICAL		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
t <sub>PHL</sub> /	propagation delay nA, nB, nC, nD to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	13	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	22	17	pF	

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}C$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:


$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs


For HCT the condition is  $V_1 = GND$  to VCC = 1.5 V


#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT20N: 14-pin plastic DIP; NH1 package 74HC / HCT20D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION						
1, 9	1A, 2A	data inputs						
2, 10	1B, 2B	data inputs						
3, 11	n.c.	not connected						
4, 12	1C, 2C	data inputs						
5, 13	1D, 2D	data inputs						
6, 8	1Y, 2Y	data outputs						
7	GND	ground (0 V)						
14	Vcc	positive supply voltage						










# **Dual 4-Input NAND Gate**

### 74HC/HCT20







#### **FUNCTION TABLE**

	INP	OUTPUT		
nA	nВ	nC	nD	nY
L	Х	Х	Х	Н
X X X	L	X	X X	Н
X	X	L	X	Н
X	X	X	L	Н
Н	Н	Н	ļ н	L

H = HIGH voltage level

L = LOW voltage level

X = don't care

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL PARAMETER		74HC							V	WAVEFORMS		
STMBOL	FARAMETER	ARAMETER		+25 -40		-40 to +85 -40 to		-40 to +125		VCC	WAVEFORWS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB, nC, nD to nY		28 10 8	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	

# **Dual 4-Input NAND Gate**

74HC/HCT20

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
nA, nB, nC, nD	0.3

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL			74HCT							vcc	WAVEFORMS	
STIVIBUL	PARAMETER		+25		-40 to +85		to +85   -40 to +125		UNIT	VCC	WAVETONING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB, nC, nD to nY		16	28		35		42	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 7	

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **74HC/HCT21**Dual 4-Input AND Gate

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT21 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT21 provide the 4-input NAND function.


#### **FUNCTION TABLE**

	INP	OUTPUT		
nΑ	nB	nC	nD	nΥ
L X X	X X X	XXLX	X X X L	L L L
н	Н	н	н	н

H = HIGH voltage level

L = LOW voltage level

X = don't care



SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STWIBUL	FANAMEIEN	CONDITIONS	нс	нст	ONT	
tPHL/ tPLH	propagation delay nA, nB, nC, nD to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	10	ns	
cl	input capacitance		3.5	3.5	pF	

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT21N: 14-pin plastic DIP; NH1 package 74HC / HCT21D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1A, 2A	data inputs
2, 10	1B, 2B	data inputs
3, 11	n.c.	not connected
4, 12	1C, 2C	data inputs
5, 13	1D, 2D	data inputs
6, 8	1Y, 2Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage

# 74HC/HCT27 Triple 3-Input NOR Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

• I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT27 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT27 provide the 3-input NOR function.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STIVIBUL	PARAMETER	CONDITIONS			UNII	
tPHL/ tPLH	propagation delay nA, nB, nC to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	10	ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	24	30	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V  $_{I}$  = GND to VCC For HCT the condition is V  $_{I}$  = GND to VCC - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT27N: 14-pin plastic DIP; NH1 package 74HC / HCT27D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 3, 9	1A to 3A	data inputs
2, 4, 10	1B to 3B	data inputs
13, 5, 11	1C to 3C	data inputs
7	GND	ground (0 V)
12, 6, 8	1Y to 3Y	data outputs
14	Vcc	positive supply voltage


# Triple 3-Input NOR Gate


### 74HC/HCT27











#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
nA	nВ	nC	nΥ
L X X H	L X H X	L H X	H L L

H = HIGH voltage level L = LOW voltage level X = don't care

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER									Vas	WAVEFORMS	
STIMBUL	PARAMETER	+25		-40 to +85 -40		-40 t	-40 to +125		V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB, nC to nY		28 10 8	90 18 15		115 23 20		135 22 23	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

# Triple 3-Input NOR Gate

**74HC/HCT27** 

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

	unit load coefficient
nA, nB, nC	1.50

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	T <sub>amb</sub> (°C)				TEST CONDITIONS						
8)/44001	DADAMETED		74НСТ						UNIT	Vcc	WAVEFORMS
SYMBOL	PARAMETER	+25		40	to +85	40 1	o +125	VCC	1	WAVEI ONIVIS	
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA, nB, nC to nY		12	21		26		32	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6

# Triple 3-Input NOR Gate

# **74HC/HCT27**

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# 74HC/HCT30 8-Input NAND Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

• I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT30 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT30 provide the 8-input NAND function.

avano.	DADAMETED	CONDITIONS	TYF	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нс нст	
t <sub>PHL</sub> /	propagation delay A, B, C, D, E, F, G, H to Y	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	15	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	23	24	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT30N: 14-pin plastic DIP; NH1 package 74HC / HCT30D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Α	data input
2	В	data input
3	С	data input
4	D	data input
5	E	data input
6	F .	data input
7	GND	ground (0 V)
8	Y	data output
9, 10, 13	n.c.	not connected
11	G	data input
12	н	data input
14	Vcc	positive supply voltage


# 8-Input NAND Gate


# **74HC/HCT30**











#### **FUNCTION TABLE**

		ОИТРИТ						
Α	В	С	D	E	F	G	Н	Y
٦	х	X X	х	х	х	х	х	Н
X	L	Х	X	X	X X	X	Х	Н
XXX	X X	L	X X	X X X	X	X	Х	Н
Х	Х	Х	L	Х	Х	Х	Х	н
х	х	х	х	L	х	X	х	н
Х	X	X	Х	X	L	X	Х	Н
X X X	X X X	X	X X X	X X X	X	L	X	Н
х	×	Х	Х	Х	X	X	L	н
н	н	н	н	Н	Н	н	н	L

H = HIGH voltage level

L = LOW voltage level X = don't care

# 8-Input NAND Gate

74HC/HCT30

#### DC CHARACTERISTICS FOR 74 HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

		Т				r <sub>amb</sub> (°C)				TEST CONDITIONS	
SYMBOL	PARAMETER				74H	3				V	WAVEFORMS
STAIDOL	FANAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / tPLH	propagation delay A, B, C, D, E, F, G, H to Y		39 14 11	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig. 6
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A, B, C, D, E, F, G, H	0.60

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т			UNIT	V <sub>CC</sub> WAVEFORMS		
STIMBUL	PANAMETER		+25	-40 to +85		-40 to +125		O.T.	V	WATERONING		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A, B, C, D, E, F, G, H to Y		18	31		39		47	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	

# 8-Input NAND Gate

### 74HC/HCT30

#### **AC WAVEFORMS**



# Fig. 6 Waveforms showing the input (A, B, C, D, E, F, G, H) to output (Y) propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **74HC/HCT32** Quad 2-Input OR Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT32 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT32 provide the 2-input OR function.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STMBOL	PANAMETEN	CONDITIONS	нс	нст	CIVIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	6	9	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	16	28	. pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

C<sub>1</sub> = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs 2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_1 = GND$  to VCC - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT32N: 14-pin plastic DIP; NH1 package 74HC / HCT32D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage

# Quad 2-Input OR Gate

### 74HC/HCT32










Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT			
nA	nB	nΥ			
L H H	HHH	TIT			

H = HIGH voltage level L = LOW voltage level



Fig. 5 Logic diagram PC54/74HC (one gate).




Fig. 6 Logic diagram PC54/74HCT (one gate).

## **Quad 2-Input OR Gate**

74HC/HCT32

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL	PARAMETER				74H	С	UNIT	Vcc	WAVEFORMS		
STRIBUL	FARAWEIER		+25		-40 to +85 -4		-40 to	-40 to +125		VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA, nB to nY		22 8 6	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB	1.20

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_{1} = 50 \text{ pF}$ 


SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS		
		74НСТ										
		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB to nY		11	24		30		36	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 7	

## 7

## Quad 2-Input OR Gate

## 74HC/HCT32

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **74HC/HCT42**BCD-to-Decimal Decoder (1-of-10)

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Mutually exclusive outputs
- 1-of-8 demultiplexing capability
- Outputs disabled for input codes above nine
- Output capability: standard
- I<sub>CC</sub> category: MSI


#### **GENERAL DESCRIPTION**

The 74HC/HCT42 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT42 decoders accept four active HIGH BCD inputs and provide 10 mutually exclusive active LOW outputs. The active LOW outputs facilitate addressing other MSI circuits with active LOW input enables.

The logic design of the "42" ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input (A<sub>3</sub>) produces a useful inhibit function when the "42" is used as a 1-of-8 decoder. The A<sub>3</sub> input can also be used as the data input in an 8-output demultiplexer application.



SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
	TANAMETER	CONDITIONS	нс	нст	CIVIT	
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14	16	ns	
Cl	input capacitance		3.5	3.5	pF	

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT42N: 16-pin plastic DIP; NJ1 package 74HC / HCT42D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 9, 10, 11	$\overline{Y}_0$ to $\overline{Y}_6$	multiplexer outputs
8	GND	ground (0 V)
15, 14, 13, 12	A <sub>0</sub> to A <sub>3</sub>	data inputs
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**

	INP	UTS		OUTPUTS									
Аз	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	₹0	₹1	₹2	₹3	₹4	₹5	₹6	<b>7</b> 7	₹8	<b>7</b> 9
rrr.	rrrr	L H H	ILTI	L H H	HHH	ILI	FIII	нтн	H H H H	rrrr	1111	1111	H H H
L L L	H H H	L H H	Ь Н Ь	H H H H	H H H	H H H	H H H	L H H	H L H	H	H H L	H H H	H H H
 H H H		L H H	L H L	H H H	H H H	H H H	H H H	H	H H H	H H H	HHH	L H H	H L H
H H H	H H H H	LHH	L H L H	1111	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H

H = HIGH voltage level L = LOW voltage level

## 74HC58 Dual AND-OR Gate

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC58 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7.

The "58" provides two sections of AND-OR gates. One section contains a 2-wide, 3-input (1A to 1F) AND-OR gate and the second section contains a 2-wide, 2-input (2A to 2D) AND-OR gate.

CYMPOL	DADAMETER	CONDITIONS	TYPICAL		
SYMBOL	PARAMETER	CONDITIONS	нс	UNIT	
t <sub>PHL</sub> /	propagation delay 1n, 2n to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	10	ns	
Cl	input capacitance		3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	18	pF	

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f<sub>j</sub> = input frequency in MHz C<sub>L</sub> = output load capacitance in pF

 $f_0$  = output frequency in MHz VCC = supply voltage in V


 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is V1 = GND to VCC


#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT58N: 14-pin plastic DIP; NH1 package 74HC / HCT58D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 12, 13, 9, 10, 11	1A to 1F	data inputs
2, 3, 4, 5	2A to 2D	data inputs
8, 6	1Y, 2Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive sypply voltage







## 74HC/HCT73 Dual JK Flip-Flop with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Output capability: standard
- I<sub>CC</sub> category: flip-flops

#### GENERAL DESCRIPTION


The 74HC/HCT73 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT73 are dual negativeedge triggered JK-type flip-flops featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs.

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

The reset (nR) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the Q output LOW and the  $\overline{Q}$  output HIGH.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.



$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>1</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF


VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT73N: 14-pin plastic DIP; NH1 package 74HC / HCT73D: 14-pin SO-14; DH1 package





PIN NO.	SYMBOL	NAME AND FUNCTION
1, 5 2, 6 4 11 12, 9 13, 8 14, 7, 3, 10	1CF, 2CF 1R, 2R VCC GND 1Q, 2Q 1Q, 2Q 1J, 2J, 1K, 2K	clock input (LOW-to-HIGH, edge-triggered) asynchronous reset inputs (active LOW) positive supply voltage ground (0 V) true flip-flop outputs complement flip-flop outputs synchronous inputs; flip-flops 1 and 2


## 7

## **Dual JK Flip-Flop with Reset**

#### **74HC/HCT73**







#### **FUNCTION TABLE**

OPERATING MODE		INPU	OUTPUTS			
OPERATING MODE	nR	nCP	J	K	a	ā
asynchronous reset	L	x	×	х	L	н
toggle load "0" (reset) load "1" (set) hold "no change"	H H H	↓ ↓ ↓	h l h l	h h l	q L H q	а Н <u>L</u> q

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↓ = HIGH-to-LOW CP transition



## Dual JK Flip-Flop with Reset

**74HC/HCT73** 

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

GND =0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	Γ <sub>amb</sub> (	°C)		TEST CONDITIONS			
0)/14001			74HC								
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
	Ave.	min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /	propagation delay nCP to nQ		55 20 16	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ		50 18 14	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nR to nQ, nQ		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
t₩	clock pulse width HIGH or LOW	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
tW	reset pulse width HIGH or LOW	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time nR to nCP	80 16 14	22 8 6		100 20 17	:	120 24 20		ns	2.0 4.5 6.0	
t <sub>su</sub>	set-up time nJ, nK to nCP	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>h</sub>	hold time nJ, nK to nCP	4 4 4	-3 -1 -1		4 4 4		4 4 4		ns	2.0 4.5 6.0	Fig. 6
f <sub>max</sub>	maximum maximum clock pulse frequency	6.0 30 35	18 54 64		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

## Ę

## **Dual JK Flip-Flop with Reset**

## 74HC/HCT73

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nJ, nK	0.35
nR	0.35
nCP	0.35

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)					TEST CONDITIONS
SYMBOL	PARAMETER				74 H	СТ			UNIT	Vas	WAVEFORMS  Fig. 6  Fig. 7  Fig. 6  Fig. 7
STIMBUL	PARAMETER		+25			-40 to +85		40 to +125		v <sub>cc</sub>	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ		22	38		48		57	ns	4.5	Fig. 6
t <sub>PHL</sub> / tPLH	propagation delay nCP to nQ		21	36		45		54	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nR to nQ, nQ		20	34		43		51	ns	4.5	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
tW	clock pulse width HIGH or LOW	23	12		29		35		ns	4.5	Fig. 6
tw	reset pulse width HIGH or LOW	18	9		23		27		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time nR to nCP	12	5		15		18		ns	4.5	
t <sub>su</sub>	set-up time nJ, nK to nCP	12	5		15		18		ns	4.5	Fig. 6
th	hold time nJ, nK to nCP	5	0		5		5		ns	4.5	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	27	46		22		18		MHz	4.5	Fig. 6

## Dual JK Flip-Flop with Reset

#### 74HC/HCT73

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock ( $n\overline{CP}$ ) to output (nQ,  $n\overline{O}$ ) propagation delays, the clock pulse width, the J and K to  $n\overline{CP}$  set-up and hold times, the output transition times and the maximum clock pulse frequency.

#### Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the reset ( $n\overline{R}$ ) input to output ( $n\Omega$ ,  $n\overline{\Omega}$ ) propagation delays and the reset pulse width.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT74 Dual D-Type Flip-Flop with Set and Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

I<sub>CC</sub> category: flip-flops

#### **GENERAL DESCRIPTION**

The 74HC/HCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT74 are dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set  $(\overline{S}_D)$  and reset  $(\overline{R}_D)$  inputs; also complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the O output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STWIBUL	PANAMETER	CONDITIONS	нс	, , , , , ,	
tPHL/ tPLH	propagation delay nCP to nQ, nQ nSp to nQ, nQ nRp to nQ, nQ	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 15 16	15 18 18	ns ns ns
f <sub>max</sub>	maximum clock frequency		76	59	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	24	29	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD ×  $VCC^2$  ×  $f_1$  +  $\Sigma$  (CL ×  $VCC^2$  ×  $f_0$ ) where:

fi = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT74N: 14-pin plastic DIP; NH1 package 74HC / HCT74D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1R <sub>D</sub> , 2R <sub>D</sub>	asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	data inputs
3, 11	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
4, 10	1SD, 2SD	asynchronous set-direct input (active LOW)
5, 9	10, 20	true flip-flop outputs
6, 8	10, 20	complement flip-flop outputs
7	GND	ground (0 V)
14	VCC	positive supply voltage

## 74HC/HCT74









#### **FUNCTION TABLE**

	INP		OUTPUTS			
\overline{s} <sub>D</sub>	R̄D	СР	D	Q	ā	
L H L	H L L	X X X	X X X	H L H	L H H	


	INPL	OUTPUTS				
 $\overline{s}_{D}$	₹D	СР	D	Q <sub>n+1</sub>	ō <sub>n+1</sub>	
H	H H	<b>†</b>	L H	L H	H L	

H = HIGH voltage level
L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH CP transition

Q<sub>n+1</sub> = state after the next LOW-to-HIGH CP transition



## 74HC/HCT74

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				7	r <sub>amb</sub> (	°C)		:		TEST CONDITIONS		
					74H	3				.,	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay nCP to nQ, nQ		47 17 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay nSD to nQ, nQ		50 18 14	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 7	
ФНL/ ФLН	propagation delay nRD to nQ, nQ		52 19 15	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
tw	set or reset pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> rem	removal time set or reset	30 6 5	3 1 1		40 8 7		45 9 8		ns	2.0 4.5 6.0		
t <sub>su</sub>	set-up time nD to nCP	60 12 10	6 2 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 6	
th	hold time nCP to nD	3 3 3	-6 2 2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	23 69 82		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

74HC/HCT74

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
n <u>D</u>	0.70
nRD nSD	0.70 0.80
nCP	0.80


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_l = 50 pF$ 

			***************************************	•	T <sub>amb</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	T			UNIT	v <sub>cc</sub>	WAVEFORMS	
STINBUL	PARAMETER	+25			-40 to +85 -4		-40 t	-40 to +125		V	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nCP to nQ, nQ		18	35		44		53	ns	4.5	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay $n\overline{S}_D$ to $n\Omega$ , $n\overline{\Omega}$		21	35		44		53	ns	4.5	Fig. 7	
t <sub>PHL</sub> / tPLH	propagation delay $n\overline{R}_D$ to $n\overline{Q}$		21	35		44		53	ns	4.5	Fig. 7	
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	
tW.	clock pulse width HIGH or LOW	18	9		23		27		ns	4.5	Fig. 6	
tW	set or reset pulse width HIGH or LOW	16	9		20		24		ns	4.5	Fig. 7	
t <sub>rem</sub>	removal time set or reset	6	1		8		9		ns	4.5		
t <sub>su</sub>	set-up time nD to nCP	12	5		15		18		ns	4.5	Fig. 6	
th	hold time nCP to nD	3	-3		3		3		ns	4.5	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	27	54		22.		18		MHz	4.5	Fig. 6	

#### 74HC/HCT74

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT75 Quad Bistable Transparent Latch

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Complementary Q and Q outputs
- Vcc and GND on the centre pins
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT75 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT75 have four bistable latches. The two latches are simultaneously controlled by one of two active HIGH enable inputs (LE $_{1.2}$  and LE $_{3.4}$ ). When LE $_{n-n}$  is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LE $_{n-n}$  is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LE $_{n-n}$  will be stored in the latches. The latched outputs remain stable as long as the LE $_{n-n}$  is LOW.

01/44001	24244575	CONDITIONS	ТҮР	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	OWIT	
tPHL/ tPLH	$\begin{array}{c} \text{propagation delay} \\ \text{D}_{n} \text{ to } \text{Q}_{n}, \overline{\text{Q}}_{n} \\ \text{LE}_{n-n} \text{ to } \text{Q}_{n}, \overline{\text{Q}}_{n} \end{array}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 11	12 11	ns ns	
cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	42	42	pF	

 $GND = 0 \text{ V; } T_{amb} = 25 \text{ °C; } t_r = t_f = 6 \text{ ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

Hz CL = output load capacitance in pF

 $f_0$  = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT75N: 16-pin plastic DIP; NJ1 package 74HC / HCT75D: 16-pin SO-16; DJ1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 14, 11, 8	1₫ to 4₫	complementary latch outputs
2, 3, 6, 7	1D to 4D	data inputs
4	LE <sub>3-4</sub>	latch enable input, latches 3 and 4 (active HIGH)
5	Vcc	positive supply voltage
12	GND	ground (0 V)
13	LE <sub>1-2</sub>	latch enable input, latches 1 and 2 (active HIGH)
16, 15, 10, 9	1Q to 4Q	latch outputs


#### 7


## **Quad Bistable Transparent Latch**


#### 74HC/HCT75











#### **FUNCTION TABLE**

OPERATING MODES	INPU	TS	OUTPUTS		
OPERATING MODES	LE <sub>n-n</sub>	nD	nQ	ηQ	
data enabled	H H	L H	L H	H	
data latched	L	х	q	q	

H = HIGH voltage level

L = LOW voltage level

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH LE<sub>n-n</sub> transition

X = don't care

## Quad Bistable Transparent Latch

74HC/HCT75

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	;			UNIT	Vas	WAVEFORMS	
STIVIBUL	FANAWE!EN	+25			40 to +854		40 t	40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to nQ		33 12 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nD to $n\overline{\Omega}$		39 14 11	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LE <sub>n-n</sub> to nQ		33 12 10	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 8	
tPHL/ tPLH	propagation delay LE <sub>n-n</sub> to nŌ		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	
t <sub>W</sub>	enable pulse width HIGH	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time nD to LE <sub>n-n</sub>	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 9	
th	hold time nD to LE <sub>n-n</sub>	3 3 3	-8 -3 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 9	

## Quad Bistable Transparent Latch

74HC/HCT75

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nD	0.75
LE <sub>n-n</sub>	1.00

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS	
					74HC	т			WAVEFORMS		
SYMBOL	PARAMETER		+25		-40	to +85	40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nD to nQ		15	28		35		42	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nD to nQ		15	28		35		42	ns	4.5	Fig. 7
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LE <sub>n-n</sub> to nQ		13	28		35		42	ns	4.5	Fig. 8
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LE <sub>n-n</sub> to nQ		15	30		38		45	ns	4.5	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7
t₩	enable pulse width HIGH	16	6		20		24		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time nD to LE <sub>n-n</sub>	12	4		15		18		ns	4.5	Fig. 9
th	hold time nD to LE <sub>n-n</sub>	3	-2		3		3		'ns	4.5	Fig. 9

## **Quad Bistable Transparent Latch**

#### 74HC/HCT75

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the data input (nD) to output (nQ) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data input (nD) to output (nQ) propagation delays and the output transition times.




Fig. 8 Waveforms showing the latch enable input (LE<sub>n-n</sub>) pulse width, the latch enable input to outputs (nQ,  $n\overline{Q}$ ) propagation delays and the output transition times.




Fig. 9 Waveforms showing the data set-up and hold times for nD input to  $\mathsf{LE}_{n-n}$  input.

#### Note to Fig. 9

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_j = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_j = GND$  to 3 V.

# **74HC/HCT85**4-Bit Magnitude Comparator

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Serial or parallel expansion without extra gating
- Magnitude comparison of any binary words
- Output capability: standard
- Icc category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT85 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT85 are 4-bit magnitude comparators that can be expanded to almost any length. They perform comparison of two 4-bit binary, BCD or other monotonic codes and present the three possible magnitude results at the outputs ( $\Omega_A$ >B,  $\Omega_A$ =B and  $\Omega_A$ <B). The 4-bit inputs are weighted ( $\Omega_A$ ) to  $\Omega_A$ 3 and  $\Omega_A$ 3 to  $\Omega_A$ 3, where  $\Omega_A$ 3 and  $\Omega_A$ 3 are the most significant bits.

The operation of the "85" is described in the function table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed forward conditions that exist in the parallel expansion scheme.

For proper compare operation the expander inputs ( $I_A>B$ ,  $I_A=B$  and  $I_A<B$ ) to the least significant position must be connected as follows:  $I_A<B=I_A>B=$  = LOW and  $I_A=B=HIGH$ . For words greater than 4-bits, units can be cascaded by connecting outputs  $Q_A<B$ ,  $Q_A>B$  and  $Q_A=B$  to the corresponding inputs of the significant comparator.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT			
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	ONT		
tPHL/ tPLH	propagation delay $ \begin{array}{l} A_n, B_n \text{ to } Q_A >_B, Q_A <_B \\ A_n, B_n \text{ to } Q_A =_B \\ I_A <_B, I_A =_B, I_A >_B \text{ to } \\ Q_A <_B, Q_A >_B \\ I_A =_B \text{ to } Q_A =_B \end{array} $	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	20 15 13	18 20 15 14	ns ns ns		
cl	input capacitance		3.5	3.5	pF		
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	18	20	pF		

GND = 0 V;  $T_{amb} = 25 °C$ ;  $t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

ID - CPD x VCC x II + 2 (CL x VCC x 16) Where

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>


For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT85N: 16-pin plastic DIP; NJ1 package 74HC / HCT85D: 16-pin SO-16; DJ1 package


PIN NO.	SYMBOL	NAME AND FUNCTION						
2	IA <b< td=""><td>A &lt; B expansion input</td></b<>	A < B expansion input						
3	IA=B	A = B expansion input						
4	IA>B	A > B expansion input						
5	Q <sub>A&gt;B</sub>	A > B output						
6	Q <sub>A=B</sub>	A = B output						
7	Q <sub>A<b< sub=""></b<></sub>	A < B output						
8	GND	ground (0 V)						
9, 11, 14, 1,	B <sub>0</sub> to B <sub>3</sub>	word B inputs						
10, 12, 13, 15	A <sub>0</sub> to A <sub>3</sub>	word A inputs						
16	VCC	positive supply voltage						

#### 74HC/HCT85









#### **APPLICATIONS**


- Process controllers
- Servo-motor control

#### **FUNCTION TABLE**

CC	OMPARIN		CASC	ADING II	NPUTS	OUTPUTS			
A <sub>3</sub> , B <sub>3</sub>	A <sub>2</sub> , B <sub>2</sub>	A <sub>1</sub> , B <sub>1</sub>	A <sub>0</sub> , B <sub>0</sub>	IA>B	IA <b< td=""><td>lA≃B</td><td>Q<sub>A&gt;B</sub></td><td>Q<sub>A<b< sub=""></b<></sub></td><td>Q<sub>A=B</sub></td></b<>	lA≃B	Q <sub>A&gt;B</sub>	Q <sub>A<b< sub=""></b<></sub>	Q <sub>A=B</sub>
A <sub>3</sub> >B <sub>3</sub> A <sub>3</sub> <b<sub>3 A<sub>3</sub>=B<sub>3</sub> A<sub>3</sub>=B<sub>3</sub></b<sub>	X X A <sub>2</sub> >B <sub>2</sub> A <sub>2</sub> <b<sub>2</b<sub>	x x x	X X X	X X X	X X X	X X X	H L H L	L H L H	L L L
A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub>	A1>B1 A1 <b1 A1=B1 A1=B1</b1 	X X A <sub>0</sub> >B <sub>0</sub> A <sub>0</sub> <b<sub>0</b<sub>	X X X	X X X	X X X	H L H L	L H L H	L L L
A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub> A <sub>1</sub> =B <sub>1</sub> A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub> A <sub>0</sub> =B <sub>0</sub> A <sub>0</sub> =B <sub>0</sub>	H L L	L H L	L L H	H L L	L H L	L L H
A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub> A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub> A <sub>2</sub> =B <sub>2</sub>	A1=B1 A1=B1 A1=B1	A <sub>0</sub> =B <sub>0</sub> A <sub>0</sub> =B <sub>0</sub> A <sub>0</sub> =B <sub>0</sub>	X H L	X H L	H L L	L L H	L L H	H L L

H = HIGH voltage level L = LOW voltage level X = don't care

## 74HC/HCT85



74HC/HCT85

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

	T <sub>amb</sub> (°C)					TEST CONDITIONS					
SYMBOL	212445777				74H	С	UNIT	V	WAVEFORMS		
STIVIBUL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVETONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ , $B_n$ to $Q_{A>B}$ or $Q_{A$		63 23 18	195 39 33		245 49 42	-	295 59 50	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $A_n$ , $B_n$ to $Q_{A=B}$		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $I_{A < B}$ , $I_{A = B}$ , $I_{A > B}$ to $Q_{A < B}$ , $Q_{A > B}$		44 16 13	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 6
tPHL/ tPLH	propagation delay $I_{A=B}$ to $Q_{A=B}$		33 .12 10	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

#### 74HC/HCT85

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
IA <b< td=""><td>1.00</td></b<>	1.00
IA>B	1.00
IA=B	1.50
A <sub>n</sub> , B <sub>n</sub>	1.50

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL	PARAMETER				74H	СТ	UNIT	V	WAVEFORMS		
	FARAMETER		+25		-40	to +85	-40 to +125		CIVIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $A_n$ , $B_n$ to $Q_{A>B}$ or $Q_{A$		21	37		46		56	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ , $B_n$ to $Q_{A=B}$		23	40		50		60	ns	4.5	Fig. 6
t <sub>PHL</sub> /	propagation delay $I_{A < B}$ , $I_{A = B}$ , $I_{A > B}$ to $Q_{A < B}$ , $Q_{A > B}$		18	31		39		47	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay $I_{A=B}$ to $\Omega_{A=B}$		17	31		39		47	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6

## 74HC/HCT85

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the word A inputs  $(A_n)$ , word B inputs  $(B_n)$  and expansion inputs  $(I_n)$  to the outputs  $(Q_n)$  propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## **74HC/HCT86**Quad 2-Input Exclusive-OR Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT86 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT86 provide the EXCLUSIVE—OR function.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
	PARAMETER	CONDITIONS	нс	нст	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	14	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	30	30	pF

GND = 0 V; 
$$T_{amb} = 25^{\circ}C$$
;  $t_r = t_f = 6 \text{ ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V


 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT86N: 14-pin plastic DIP; NH1 package 74HC / HCT86D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage









## Quad 2-Input Exclusive-OR Gate

#### 74HC/HCT86





#### **FUNCTION TABLE**

INF	UTS	OUTPUTS
nA	nB	nY
L H H	L H L H	L H H L

H = HIGH voltage level L = LOW voltage level

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	Ր <sub>amb</sub> (	°C)				TEST CONDITIONS		
					74HC	;	UNIT	Vcc	WAVEFORMS			
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		ONIT	VCC	WAVEIGHMG	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB to nY		39 14 11	70 24 12		90 18 15		105 21 18	ns	2.0 4.5 6.0	Fig. 6	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

#### -

## Quad 2-Input Exclusive-OR Gate

#### 74HC/HCT86

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB	1.0

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

avano.		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	DADAMETED		74HCT					UNIT VCC	VCC	WAVEFORMS		
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		OWN	V C C	WAVEIONING	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA, nB to nY		17	32		40		48	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	

## Quad 2-Input Exclusive-OR Gate

## 74HC/HCT86

#### **AC WAVEFORMS**



## Fig. 6 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## **74HC/HCT93** 4-Bit Binary Ripple Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Various counting modes
- Asynchronous master reset
- Output capability: standard
- ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT93 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT93 are 4-bit binary ripple counters. The devices consist of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CPO and CP1) to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q<sub>n</sub> outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous master reset (MR<sub>1</sub> and MR<sub>2</sub>) is provided which overrides both clocks and resets (clears) all flip-flops

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a 4-bit ripple counter the output Qo. must be connected externally to input CP<sub>1</sub>. The input count pulses are applied to clock input  $\overline{\text{CP}}_0$ . Simultaneous frequency divisions of 2, 4, 8 and 16 are performed at the  $Q_0$ ,  $Q_1$ ,  $Q_2$  and  $Q_3$  outputs as shown in the function table. As a 3-bit ripple counter the input count pulses are applied to input  $\overline{\text{CP}}_1$ .

Simultaneous frequency divisions of 2, 4 and 8 are available at the  $Q_1$ ,  $Q_2$  and  $Q_3$ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWBOL	PANAMETEN	COMPLICAS	нс	нст	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CPO to QO	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12	15	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	100	77	MHz	
CI	input capacitance		3.5	3.5	рĒ	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	22	22	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

C<sub>1</sub> = output load capacitance in pF VCC = supply voltage in V f<sub>O</sub> = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT93N: 14-pin plastic DIP; NH1 package 74HC / HCT93D: 14-pin SO-14; DH1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP₁	clock input 2 <sup>nd</sup> , 3 <sup>rd</sup> and 4 <sup>th</sup> section (HIGH-to-LOW, edge-triggered)
2, 3	MR <sub>1</sub> , MR <sub>2</sub>	asynchronous master reset (active HIGH)
4, 6, 7, 13	n.c.	not connected
5	Vcc	positive supply voltage
10	GND	ground (0 V)
12, 9, 8, 11	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
14	CP <sub>0</sub>	clock input 1 <sup>st</sup> section (HIGH-to-LOW, edge-triggered)


## 4-Bit Binary Ripple Counter


## 74HC/HCT93











#### **FUNCTION TABLE**

COUNT		OUT	PUTS	
COUNT	$\sigma_0$	Ω <sub>1</sub>	$\mathbf{q}_2$	Ω3
0 1 2 3	H	L H H	L L L	
4 5 6 7	L H L H	L L H	Н Н Н	L L L
8 9 10 11	L H L	L H H	L L L	H H H
12 13 14 15	L H L H	L H H	H H H	H H H

#### **MODE SELECTION**

RESET	OUTPUTS						
MR <sub>1</sub>	MR <sub>2</sub>	$\sigma_0$	α <sub>1</sub>	$Q_2$	σ3		
H L H L	H H L	L	COI COI		L		

Note to function table  $\text{Output } Q_0 \text{ connected to } \overline{CP}_1.$ 

H = HIGH voltage level L = LOW voltage level

## 4-Bit Binary Ripple Counter

#### **74HC/HCT93**

#### DC CHARACTERISTICS FOR 74 HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
	74HC										
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>0</sub> to Q <sub>0</sub>		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>1</sub> to Q <sub>1</sub>		49 16 13	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>1</sub> to Q <sub>2</sub>		61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>1</sub> to Q <sub>3</sub>		80 29 23	245 49 42		305 61 52	·	370 71 63	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR <sub>n</sub> to Q <sub>n</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
t <sub>rem</sub>	removal time MR <sub>n</sub> to $\overline{\text{CP}}_0$ , $\overline{\text{CP}}_1$	50 10 9	8 3 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 7
t <sub>W</sub>	pulse width CP <sub>0</sub> , CP <sub>1</sub>	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
tw	master reset pulse width MR <sub>n</sub>	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency CP <sub>0</sub> , CP <sub>1</sub>	6 30 35	30 91 108		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

## 4-Bit Binary Ripple Counter

74HC/HCT93

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT							
CP <sub>0</sub> , CP <sub>1</sub>	0.60							
MR <sub>n</sub>	0.40							

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	T <sub>amb</sub> (°C)								TEST CONDITIONS		
	DADAMETED				74HC	т					WANTEODAG
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
;		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay		18	34		43		51	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay CP1 to Q1		18	34		43		51	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay CP <sub>1</sub> to Q <sub>2</sub>		24	46		58		69	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay CP <sub>1</sub> to Q <sub>3</sub>		30	58		73		87	ns	4.5	Fig. 6
<sup>‡</sup> PHL	propagation delay MR <sub>n</sub> to Q <sub>n</sub>		17	33		41		50	ns	4.5	Fig. 7
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>rem</sub>	removal time MR <sub>n</sub> to CP <sub>0</sub> , CP <sub>1</sub>	10	3		13		15		ns	4.5	Fig. 7
tW	pulse width CP <sub>0</sub> , CP <sub>1</sub>	16	7		20	,	24		ns	4.5	Fig. 6
tW	master reset pulse width MR <sub>n</sub>	16	5	1 · · · ·	20		24	-	ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency $\overline{\text{CP}}_0$ , $\overline{\text{CP}}_1$	30	70		24		20		MHz	4.5	Fig. 6

## 7

## 4-Bit Binary Ripple Counter

## **74HC/HCT93**

#### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock  $(\overline{CP}_n)$  to output  $(Q_n)$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT107 Dual JK Flip-Flop with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Output capability: standard
- Icc category: flip-flops

#### **GENERAL DESCRIPTION**


The 74HC/HCT107 are high-speed. Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT107 are dual negativeedge triggered JK-type flip-flops featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs.

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

The reset  $(n\overline{R})$  is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the Q output LOW and the  $\overline{Q}$  output HIGH.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.



GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

fo = output frequency in MHz


CL = output load capacitance in pF VCC = supply voltage in V


 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>


## For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT107N: 14-pin plastic DIP; NH1 package 74HC / HCT107D: 14-pin SO-14; DH1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 8, 4, 11	1J, 2J, 1K, 2K	synchronous inputs; flip-flops 1 and 2
2, 6	1Q, 2Q	complement flip-flop outputs
3, 5	1Q, 2Q	true flip-flop outputs
7	GND	ground (0 V)
12, 9	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
13, 10	1R, 2R	asynchronous reset inputs (active LOW)
14	Vcc	positive supply voltage








## **Dual JK Flip-Flop with Reset**


## 74HC/HCT107



#### **FUNCTION TABLE**

OPERATING MODE		INPU	OUTPUTS			
	ηŔ	nCP	J	К	Q	₫
asynchronous reset	L	х	х	x	L	н
toggle load "0" (reset) load "1" (set) hold "no change"	H H H	↓ ↓ ↓	h ! h	h h l	q L H	а Н Ц а

- H = HIGH voltage level
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
  L = LOW voltage level
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
- q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition
- X = don't care
- ↓ = HIGH-to-LOW CP transition



### 74HC/HCT107

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

GND =0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
CVMDOL	DADAMETED				74HC	;	-				WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			•	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nCP to nQ		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nCP to nQ		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6	
tphl/ tplH	propagation delay nR to nQ, nQ		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
tW	reset pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>rem</sub>	removal time nR to nCP	60 12 10	-22 -8 -6		75 15 13		90 18 15		ns	2.0 4.5 6.0		
t <sub>su</sub>	set-up time nJ, nK to nCP	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 6	
t <sub>h</sub>	hold time nJ, nK to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	22 67 80		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

### 7

### **Dual JK Flip-Flop with Reset**

### 74HC/HCT107

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nJ, nK	0.35
nR	0.35
nCP	0.35


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	DADAMETED				74H0	т			UNIT	V	WAVEFORMS	
STINDOL	PARAMETER		+25		-40 to +85		-40 to +125		JONIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		,		
tPHL/ tPLH	propagation delay nCP to nQ		19	36		45		54	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ		21	36		45		54	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nR to nQ, nQ		22	38		48		57	ns	4.5	Fig. 7	
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t₩	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 6	
tw	reset pulse width HIGH or LOW	24	12		30		36		ns	4.5	Fig. 7	
<sup>t</sup> rem	removal time nR to nCP	12	-6		15		18		ns	4.5		
t <sub>su</sub>	set-up time nJ, nK to nCP	20	8		25		30		ns	4.5	Fig. 6	
t <sub>h</sub>	hold time nJ, nK to nCP	5	0		5		5		ns	4.5	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	30	67		24		20		MHz	4.5	Fig. 6	

### 74HC/HCT107

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT109 Dual JK Flip-Flop with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- J, K inputs for easy D-type flip-flop
- Toggle flip-flop or "do nothing" mode
- Output capability: standard
- I<sub>CC</sub> category: flip-flops

#### GENERAL DESCRIPTION

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT109 are dual positive-edge triggered, J $\overline{K}$  flip-flops with individual J,  $\overline{K}$  inputs, clock (CP) inputs, set ( $\overline{S}_D$ ) and reset ( $\overline{R}_D$ ) inputs; also complementary  $\Omega$  and  $\overline{\Omega}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and  $\overline{K}$  inputs control the state changes of the flip-flops as described in the mode select function table.

The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The  $J\overline{K}$  design allows operation as a D-type flip-flop by tying the J and  $\overline{K}$  inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	DADAMETED	CONDITIONS	TYP	UNIT		
STMBUL	PARAMETER	CONDITIONS	нс	нст	0.4.,	
tPHL/ tPLH	propagation delay nCP to nQ, nQ nSD to nQ, nQ nRD to nQ, nQ	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 11 11	17 14 14	ns ns ns	
f <sub>max</sub>	maximum clock frequency		75	61	MHz	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	22	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD 
$$\times$$
 VCC<sup>2</sup>  $\times$  f<sub>i</sub> +  $\Sigma$  (CL  $\times$  VCC<sup>2</sup>  $\times$  f<sub>0</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT109N: 16-pin plastic DIP; NJ1 package 74HC / HCT109D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1RD, 2RD	asynchronous reset-direct input (active LOW)
2, 14, 3, 13	1J, 2J, 1K, 2K	synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
5, 11	1\$D, 2\$D	asynchronous set-direct input (active LOW)
6, 10	10, 20	true flip-flop outputs
7, 9	1 <u>0</u> , 2 <u>0</u>	complement flip-flop outputs
8	GND	ground (0 V)
16	Vcc	positive supply voltage

### 74HC/HCT109










Fig. 4 Functional diagram,

#### **FUNCTION TABLE**

ODED ATIMO MODE		1	NPUTS			OUTPUTS		
OPERATING MODE	₹ <sub>D</sub>	RD	СР	J	ĸ	0 H L H	ā	
asynchronous set asynchronous reset undetermined	L H L	H L L	X X	X X X	X X X	Ĺ	L H H	
toggle load "O" (reset) load "1" (set) hold "no change"	H H H	н н н	† † †	h     h 	l l h	la L H a	q H <u>L</u> q	

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

1 = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

= LOW-to-HIGH CP transition



### 74HC/HCT109

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	;			UNIT	vcc	WAVEFORMS	
STINIBUL	PARAMETER		+25		-40 1	to +85	-40 to	-40 to +125		VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nCP to nQ, nQ		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL	propagation delay nSD to nQ		30 11 9	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PLH	propagation delay nSD to nQ		41 15 12	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL	propagation delay nRD to nQ		41 15 12	185 37 31	-	230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PLH	propagation delay nRD to nQ		39 14 11	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tw	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
tw	set or reset pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>rem</sub>	removal time nSp, nRp to nCP	70 14 12	19 7 6		90 18 15		105 21 18	:	ns	2.0 4.5 6.0		
t <sub>su</sub>	set-up time nJ, nK to nCP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig. 6	
th	hold time nJ, nK to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	22 68 81		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6	

74HC/HCT109

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input (	unit load coefficient							
nJ, nK	0.35							
nRD	0.35							
nSD	0.35							
nCP	0.35							


#### **AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

	i ta a				T <sub>amb</sub> (	°C)			TEST CONDITIO		TEST CONDITIONS
	BADAMETED				74HC	т			UNIT		WAYEEODMO
SYMBOL	PARAMETER	+25		-40	to +85	-40 to +125		UNII	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ		20	35		44		53	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay nSD to nQ		13	26		33		39	ns	4.5	Fig. 7
<sup>t</sup> PLH	propagation delay nSD to nQ		19	35	JA	44		53	ns	4.5	Fig. 7
<sup>t</sup> PHL	propagation delay nR <sub>D</sub> to nQ		19	35		44		53	ns	4.5	Fig. 7
<sup>t</sup> PLH	propagation delay nRD to nQ		16	32		40		48	ns	4.5	Fig. 7
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	-18	9		23		27		ns.	4.5	Fig. 6
tw	set or reset pulse width HIGH or LOW	16	8	,	20		24		ns	4.5	Fig. 7
trem	removal time nSD, nRD to nCP	16	8	.*	20		24		ns	4.5	
<sup>t</sup> su	set-up time nJ, nK to nCP	18	8		23		27		ns	4.5	Fig. 6
t <sub>h</sub>	hold time nJ, nK to nCP	.3	-3		3	1.5	3		ns	4.5	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	27	55		22	·	18		MHz	4.5	Fig. 6

### 74HC/HCT109

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT112 Dual JK Flip-Flop Set and Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Asynchronous set and resetOutput capability: standard
- I<sub>CC</sub> category: flip-flops

#### **GENERAL DESCRIPTION**

The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT112 are dual negative-edge triggered JK-type flip-flops featuring individual nJ, nK, clock (nCP), set ( $n\overline{S}_D$ ) and reset ( $n\overline{R}_D$ ) inputs. The set and reset inputs, when LOW, set or reset the outputs as shown in the function table regardless of the levels at the other inputs.

A HIGH level at the clock (nCP) input enables the nJ and nK inputs and data will be accepted. The nJ and nK inputs control the state changes of the flip-flops as shown in the function table. The nJ and nK inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Output state changes are initiated by the HIGH-to-LOW transition of nCP.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIMBUL	PARAMETER	CONDITIONS	нс	нст		
t <sub>PHL</sub> /	propagation delay nCP to nQ, nQ nSD to nQ, nQ nRD to nQ, nQ	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17 15 18	19 15 19	ns ns ns	
f <sub>max</sub>	maximum clock frequency		66	70	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	27	30	pF	

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT112N: 16-pin plastic DIP; NJ1 package 74HC / HCT112D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13 2, 12 3, 11 4, 10 5, 9 6, 7 8 15, 14	1CF, 2CF 1K, 2K 1J, 2J 1SD, 2SD 1O, 2O 1O, 2O GND 1RD, 2RD	clock input (HIGH-to-LOW, edge triggered) data inputs; flip-flops 1 and 2 data inputs; flip-flops 1 and 2 set inputs (active LOW) true flip-flop outputs complement flip-flop outputs ground (0 V) reset inputs (active LOW)
16	V <sub>CC</sub>	positive supply voltage


### 5

### Dual JK Flip-Flop with Set and Reset

### 74HC/HCT112







### 74HC/HCT112




Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

OPERATING MODE		ı	NPUTS			OUTPUTS		
OPERATING MODE	nŜD	nR̄D	nCP	ηJ	nK	nQ	ηŌ	
asynchronous set	L	н	x	х	х	H	L	
asynchronous reset	Н	L	х	х	х	L	Н	
undetermined	L	L	х	х	х	Н	Н	
toggle load "O" (reset) load "1" (set) hold "no change"	H H H	H H H	<b>+ + + +</b>	h I h I	h h l	q L H	9 H L   9	

#### Note to function table

Both outputs will be HIGH while both  $n\overline{S}_D$  and  $n\overline{R}_D$  are LOW, but the output states are unpredictable if  $n\overline{S}_D$  and  $n\overline{R}_D$  go HIGH simultaneously.

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition q = lower case letters indicate the state of the referenced output one set up time

prior to the HIGH-to-LOW CP transition

X = don't care

↓ = HIGH-to-LOW CP transition



### 74HC/HCT112

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard I<sub>CC</sub> category: flip-flops

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS	
SYMBOL	PARAMETER				74H	С			UNIT	V	WAVEFORMS
3 I MIDOL	FARAMETER		+25		-40	to +85	-40 t	o +125	ONIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nCP to nQ		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
tPHL/ tPLH	propagation delay nCP to nQ		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $n\overline{R}_D$ to $n\Omega$ , $n\overline{\Omega}$		58 21 17	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $n\overline{S}_{\overline{D}}$ to $n\overline{Q}$		50 18 14	155 31 26		295 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
tw	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
tw	set or reset pulse width LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time nR <sub>D</sub> to nCP	80 16 14	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time nSD to nCP	80 16 14	-19 -7 -6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time nJ, nK to nCP	80 16 14	19 7 6		100 20 17		120 24 20	-	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> h	hold time nJ, nK to nCP	0 0 0	-11 -4 -3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	20 60 71		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

74HC/HCT112

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: flip-flops

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
1\$\overline{S}_D, 2\$\overline{S}_D 1\$K, 2\$K 1\$\overline{R}_D, 2\$\overline{R}_D 1\$J, 2\$J 1\$\overline{CP}, 2\$\overline{CP}	0.5 0.6 0.65 1

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	Г <sub>ать</sub> (	°C)	:			TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т			UNIT		WAVEFORMS	
STIMBUL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNII	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			·	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ		21	35		44		53	ns	4.5	Fig. 6	
t <sub>PHL</sub> /	propagation delay nCP to nQ		23	40		50		60	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nRD to nQ, nQ		22	37		46		56	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $n\overline{S}_D$ to $n\Omega$ , $n\overline{\Omega}$		18	32		40		48	ns	4.5	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	
tW	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 6	
tw	set or reset pulse width LOW	18	10		23		27		ns	4.5	Fig. 7	
t <sub>rem</sub>	removal time nRD to nCP	20	11		25		30		ns	4.5	Fig. 7	
t <sub>rem</sub>	removal time nSD to nCP	20	8		25		30		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time nJ, nK to nCP	16	7		20		24		ns	4.5	Fig. 6	
t <sub>h</sub>	hold time nJ, nK to nCP	0	-7		0		0		ns	4.5	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	27	64		22		18		MHz	4.5	Fig. 6	

### 74HC/HCT112

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock ( $n\overline{CP}$ ) to output ( $n\Omega$ ,  $n\overline{O}$ ) propagation delays, the clock pulse width, the nJ, nK to  $n\overline{CP}$  set-up times, the  $n\overline{CP}$  to nJ, nK hold times, the output transition times and the maximum clock pulse frequency.

#### Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the set  $(n\overline{\mathbb{R}}_D)$  and reset  $(n\overline{\mathbb{R}}_D)$  input to output  $(nQ, n\overline{Q})$  propagation delays, the set and reset pulse width and the  $n\overline{\mathbb{R}}_D$  to  $n\overline{\mathbb{CP}}$  removal time.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT123 Dual Retriggerable Monostable Multivibrator with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100% duty factor
- Direct reset terminates output pulse
- Schmitt-trigger action on all inputs except for the reset input
- Output capability: standard (except for nR<sub>EXT</sub>/C<sub>EXT</sub>)
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT123 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT123 are dual retriggerable monostable multivibrators with output pulse width control by three methods. The basic pulse time is programmed by selection of an external resistor (REXT) and capacitor (CEXT). The external resistor and capacitor are normally connected as shown in Fig. 6.

Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input ( $n\overline{A}$ ) or the active HIGH-going edge input (nB). By repeating this process, the output pulse period ( $nQ = HIGH, n\overline{Q} = LOW$ ) can be made as long as desired. Alternatively an output delay can be terminated at any time by a LOW-going edge on input  $n\overline{R}$ D, which also inhibits the triggering.

An internal connection from  $n\overline{R}_D$  to the input gates makes it possible to trigger the circuit by a positive-going signal at input  $n\overline{R}_D$  as shown in the function table. Figures 7 and 8 illustrate pulse control by retriggering and early reset. The basic output pulse width is essentially determined by the values of the external timing components  $R_{EXT}$  and  $C_{EXT}$ . For pulse widths, when  $C_{EXT} < 10\,000$  pF, see Fig. 9.

When C<sub>EXT</sub> > 10 000 pF, the typical output pulse width is defined as:

 $t_W = 0.45 \times R_{EXT} \times C_{EXT} (typ.),$ 

where,  $t_W = \text{pulse width in ns};$  $R_{EXT} = \text{external resistor in } k\Omega;$ 

REXT = external resistor in  $k\Omega$ ; CEXT = external capacitor in pF.

Schmitt-trigger action in the  $n\overline{A}$  and nB inputs, makes the circuit highly tolerant to slower input rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STINBOL	SYMBOL PARAMETER		нс	нст	UNIT
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nĀ, nB to nQ, nQ nR̄ <sub>D</sub> to nQ, nQ	C <sub>L</sub> = 15 pF VCC = 5 V REXT = 5 kΩ CEXT = 0 pF	26 20	26 23	ns ns
CI	input capacitance		3.5	3.5	рF
t <sub>W.</sub>	minimum output pulse width nQ, nQ		75	75	ns

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT123N: 16-pin plastic DIP; NJ1 package 74HC / HCT123D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1Ā, 2Ā	trigger inputs (negative-edge triggered)
2, 10	1B, 2B	trigger inputs (positive-edge triggered)
3, 11	1R <sub>D</sub> , 2R <sub>D</sub>	direct reset LOW and trigger action at positive edge
4, 12	1Q, 2Q	outputs (active LOW)
7	2R <sub>EXT</sub> /C <sub>EXT</sub>	external resistor/capacitor connection
8	GND	ground (0 V)
13, 5	1Q, 2Q	outputs (active HIGH)
14, 6	1CEXT, 2CEXT	external capacitor connection
15	1C <sub>EXT</sub> , 2C <sub>EXT</sub>	external resistor/capacitor connection
16	Vcc	positive supply voltage

### 74HC/HCT123









#### **FUNCTION TABLE**

	INPUTS	OUTPUTS			
nR̄ <sub>D</sub>	ηĀ	nВ	nQ	ηŌ	
L X X	X H X	X X L	L L	H H	
Н	L	1		7	
Н	↓	Н		7.	
1	L	н		ݖ	

= HIGH voltage level


= LOW voltage level


= don't care

= LOW-to-HIGH transition = HIGH-to-LOW transition

= one HIGH level output pulse = one LOW level output pulse

### 74HC/HCT123





74HC/HCT123

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for nREXT/CEXT)

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

					Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H0	<b>)</b>			UNIT	Vcc	WAVEFORMS/NOTES	
STINDOL	TANAMETER		+25		<b>-40</b> 1	to +85	-40 t	o +125		V	WAVE, OHMO, NOTES	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL	propagation delay nRD, nA, nB to nQ		83 30 24	255 51 43		320 64 54		385 77 65	ns	2.0 4.5 6.0	$C_{EXT} = 0 pF;$ $R_{EXT} = 5 k\Omega$	
<sup>t</sup> PLH	propagation delay nRD, nA, nB to nQ		83 30 24	255 51 43		320 64 54		385 77 65	ns	2.0 4.5 6.0	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
<sup>t</sup> PHL	propagation delay nRD to nQ		66 24 19	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
<sup>t</sup> PLH	propagation delay nRD to nΩ		66 24 19	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0		
tW	trigger pulse width nA = LOW	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7	
tw	trigger pulse width nB = HIGH	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7	
tw	reset pulse width nRD = LOW	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 8	
tW	output pulse width $nQ = HIGH$ $n\overline{Q} = LOW$		450		_		_		μs	5.0	$C_{EXT}$ = 100 nF; $R_{EXT}$ = 10 k $\Omega$ ; Figs 7 and 8	
tW	output pulse width nQ = HIGH nQ = LOW		75		_		_		ns	5.0	$C_{EXT}$ = 0 pF; $R_{EXT}$ = 5 k $\Omega$ ; note 1; Figs 7 and 8	
<sup>t</sup> rt	retrigger time nĀ, nB		44		_		_		ns	5.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ note 2; Fig. 8	
R <sub>EXT</sub>	external timing resistor	10 2		1000 100	_		_		kΩ	2.0 5.0	Fig. 9	
C <sub>EXT</sub>	external timing capacitor				no lim	its			pF	5.0	Fig. 9; note 3	

74HC/HCT123

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for nR<sub>EXT</sub>/C<sub>EXT</sub>)

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nĀ, nB	0.35
nRD	0.35

### 74HC/HCT123

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т			UNIT	V	WAVEFORMS/NOTES	
STIVIBUL	PARAMETER		+25		<b>-40</b> 1	to +85	-40 t	o +125	ONII	V <sub>CC</sub>	WAVEFORWS/NOTES	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL	propagation delay nRD, nA, nB to nQ		30	51		64		77	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
tpLH	propagation delay nR <sub>D</sub> , nA, nB to nQ		30	51		64		77	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
<sup>t</sup> PHL	propagation delay nR <sub>D</sub> to nQ		27	46		58		69	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
tPLH	propagation delay nRD to nQ		27	46		58		69	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5		
tW	trigger pulse width nA = LOW	20	7		25		30		ns	4.5	Fig. 7	
tw	trigger pulse width nB = HIGH	20	7		25		30		ns	4.5	Fig. 7	
tw	reset pulse width	20	8		25		30		ns	4.5	Fig. 8	
tw	output pulse width nQ ≈ HIGH nQ ≈ LOW		450		-		_		μs	5.0	C <sub>EXT</sub> = 100 nF; R <sub>EXT</sub> = 10 kΩ; Figs 7 and 8	
tW	output pulse width nQ = HIGH nQ = LOW		75		_		-		ns	5.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ note 1; Figs 7 and 8	
<sup>t</sup> rt	retrigger time nĀ, nB		40		-		_		ns	5.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ note 2; Fig. 8	
R <sub>EXT</sub>	external timing resistor	2		100	_		_		kΩ	5.0	Fig. 9	
CEXT	external timing capacitor				no lim	its			pF	5.0	Fig. 9; note 3	

74HC/HCT123

#### Notes to AC characteristics

1. For other REXT and CEXT combinations see Fig. 9.

If CEXT > 10 nF, the next formula is valid:

 $t_W = K \times R_{EXT} \times C_{EXT}$  (typ.)

where, tw = output pulse width in ns;

 $_{\rm EXT}$  = external resistor in  $_{\rm K}\Omega$ ;  $_{\rm CEXT}$  = external capacitor in pF;  $_{\rm K}$  = constant = 0.45 for  $_{\rm VC}$  = 5.0 V and 0.48 for  $_{\rm VC}$  = 2.0 V.

2. The time to retrigger the monostable multivibrator depends on the values of REXT and CEXT.

The output pulse width will only be extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time.

The inherent test jig and pin capacitance at pins 15 and 7 (nREXT/CEXT) is approximately 7 pF.

If  $C_{EXT} > 10$  nF, the next formula (at  $V_{CC} = 5.0$  V) for the set-up time of a retrigger pulse is valid:

$$t_{rt} = 35 + (0.11 \times C_{EXT}) + (0.04 \times R_{EXT} \times C_{EXT})$$
 (typ.)

= retrigger time in ns;


CEXT = external capacitor in pF;

 $R_{EXT}$  = external resistor in  $k\Omega$ .

The inherent test jig and pin capacitance at pins 15 and 7 (nR<sub>EXT</sub>/C<sub>EXT</sub>) is approximately 7 pF.

3. When the device is powered-up, initiate the device via a reset pulse, when  $C_{\text{EXT}} < 50 \text{ pF}$ .

#### **AC WAVEFORMS**






Fig. 8 Output pulse control using reset input  $n\overline{R}_D$ ;  $n\overline{A} = LOW$ .




Fig. 9 Typical output pulse width as a function of the external capacitor values at  $V_{CC} = 5.0 \text{ V}$  and  $T_{amb} = 25 \,^{\circ}\text{C}$ .

# **Signetics**

## 74HC/HCT125 Quad Buffer/Line Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: bus driver

ICC category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT125 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input  $(n\overline{OE})$ . A HIGH at  $n\overline{OE}$  causes the outputs to assume a HIGH impedance OFF-state.

The "125" is identical to the "126" but has active LOW enable inputs.

SVMPOL	SYMBOL PARAMETER		TYI	UNIT		
STIMBOL	FANAMETER	CONDITIONS	нс	нст	UNIT	
t <sub>PHL</sub> /	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	12	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	22	24	pF	

GND = 0 V;  $T_{amb} = 25 \,^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT125N: 14-pin plastic DIP; NH1 package 74HC / HCT125D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13 2, 5, 9, 12 3, 6, 8, 11 7	10E to 40E 1A to 4A 1Y to 4Y GND VCC	output enable inputs (active LOW) data inputs data outputs ground (0 V) positive supply voltage


### 74HC/HCT125











#### **FUNCTION TABLE**

INP	UTS	OUTPUT
nŌĒ	nA	nΥ
L L H	L H X	L H Z

H = HIGH voltage level

L = LOW voltage level

X = don't care Z = high impedance OFF-state

### 7

### Quad Buffer/Line Driver

### 74HC/HCT125

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	;			UNIT	V	WAVEFORMS	
STWIDOL	FARAMETER		+25		-401	to +85	-40 t	o +125	ONII	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA to nY		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time nOE to nY		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time nOE to nY		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6	

74HC/HCT125

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nŌĒ	1.00

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


			T <sub>amb</sub> (°C)					1	EST CONDITIONS		
SYMBOL	PARAMETER		74HCT								
31 MIBOL	FARAMETER		+25		-401	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY		15	26		33		39	ns	4.5	Fig. 6
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time nOE to nY		15	28		35		42	ns	4.5	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time nOE to nY		15	25		31		38	ns	4.5	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		5	12		15		18	ns	4.5	Fig. 6


### 7

### Quad Buffer/Line Driver

### 74HC/HCT125

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT126 Quad Buffer/Line Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: bus driver

ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT126 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The HC/HCT126 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A LOW at nOE causes the outputs to assume a HIGH impedance OFF-state.

The "126" is identical to the "125" but has active HIGH enable inputs.

SYMBOL PARAMETER		CONDITIONS	TYP	UNIT	
		CONDITIONS	нс	нст	ONII
tpHL/ tpLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	23	24	pF

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

2. For HC the condition is V<sub>1</sub> = GND to V<sub>CC</sub> For HCT the condition is V<sub>1</sub> = GND to V<sub>CC</sub> -1.5 V


#### **ORDERING INFORMATION / PACKAGE OUTLINES**


74HC / HCT126N: 14-pin plastic DIP; NH1 package 74HC / HCT126D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	10E to 40E	output enable inputs (active HIGH)
2, 5, 9, 12 3, 6, 8, 11	1A to 4A 1Y to 4Y	data inputs data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage,


### 74HC/HCT126











#### **FUNCTION TABLE**

INP	UTS	OUTPUT
nOE	nA	nΥ
Н	L	L
н	Н	Н
L	X	Z

H = HIGH voltage level

L = LOW voltage level
X = don't care
Z = high impedance OFF-state

### 74HC/HCT126

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)							TEST CONDITIONS		
0.4450	B. B. M. ETEB				74H0	;			UNIT	V	WAVEFORMS
SYMBOL	PARAMETER	+25			-40 to +85		-40 t	o+125	UNII	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tpHL/ tpLH	propagation delay nA to nY		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time nOE to nY		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time nOE to nY		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6

### 74HC/HCT126

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nOE	1.00


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

				7	amb (°	C)			TEST CONDITION			
CVMDOL	DADAMETED				74HC	т			UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 t	o +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA to nY		14	24		30		36	ns	4.5	Fig. 6	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time nOE to nY		13	25		31		38	ns	4.5	Fig. 7	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time nOE to nY		18	28		35		42	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 6	

### 74HC/HCT126

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \, V$ ;  $V_I = GND$  to  $3 \, V$ .

# **Signetics**

# 74HC/HCT132 Quad 2-Input NAND Schmitt Trigger

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

ICC category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive voltage  $V_{T+}$  and the negative voltage  $V_{T-}$  is defined as the hysteresis voltage  $V_{H-}$ .

SYMBOL PARAMETER		CONDITIONS	TYP	UNIT	
		COMPLITORS	нс	нст	UNIT
t <sub>PHL</sub> /	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	17	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	24	20	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f<sub>i</sub> = input frequency in MHz C<sub>1</sub> =

f<sub>O</sub> = output frequency in MHz

CL = output load capacitance in pF

y in MHz  $\overline{VCC}$  = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT132N: 14-pin plastic DIP; NH1 package 74HC / HCT132D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
1, 4, 9, 12	1A to 4A	data inputs	
2, 5, 10, 13	1B to 4B	data inputs	
3, 6, 8, 11	1Y to 4Y	data outputs	
7	GND	ground (0 V)	
14	Vcc	positive supply voltage	


### Quad 2-Input NAND Schmitt Trigger

### 74HC/HCT132














Fig. 5 Logic diagram (one Schmitt trigger).

#### **APPLICATIONS**

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

#### **FUNCTION TABLE**

INP	UTS	ОИТРИТ
nA	nB	nY
L H H	L H L	H H H L

H = HIGH voltage level L = LOW voltage level

### Quad 2-Input NAND Schmitt Trigger

### 74HC/HCT132

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

I<sub>CC</sub> category: SSI

#### Transfer characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER				т <sub>ать</sub> (	°C)		TEST CONDITIONS			
		74HC									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
V <sub>T+</sub>	positive-going threshold	0.7 1.7 2.1		1.5 3.15 4.2	0.7 1.7 2.1	1.5 3.15 4.2	0.7 1.7 2.1	1.5 3.15 4.2	v	2.0 4.5 6.0	Figs 6 and 7
ν <sub>Τ-</sub>	negative-going threshold	0.3 0.9 1.2	!	1.0 2.2 3.0	0.3 0.9 1.2	1.0 2.2 3.0	0.3 0.9 1.2	1.0 2.2 3.0	v	2.0 4.5 6.0	Figs 6 and 7
V <sub>H</sub>	hysteresis (V <sub>T+</sub> – V <sub>T</sub> _)	0.2 0.4 0.6		1.0 1.4 1.6	0.2 0.4 0.6	1.0 1.4 1.6	0.2 0.4 0.6	1.0 1.4 1.6	v	2.0 4.5 6.0	Figs 6 and 7

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

SYMBOL	PARAMETER				T <sub>amb</sub> (	°C)		TEST CONDITIONS			
			74HC								WAVEFORMS
		+25			<b>-40</b>	-40 to +85 -40		-40 to +125		V <sub>CC</sub>	WAVEI ONIVIS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		36 13 10	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 8

### Quad 2-Input NAND Schmitt Trigger

### 74HC/HCT132

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications". Transfer characteristics are given below.

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nA, nB	0,3

#### Transfer characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER			•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
		74HCT									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEI ONIVIS
		min.	typ.	max.	min.	max.	min.	max.			
$V_{T+}$	positive-going threshold	1.2 1.4		1.9 2.1	1.2 1.4	1.9 2.1	1.2 1.4	1.9 2.1	V	4.5 5.5	Figs 6 and 7
V <sub>T</sub> _	negative-going threshold	0.5 0.6		1.2 1.4	0.5 0.6	1.2 1.4	0.5 0.6	1.2 1.4	V	4.5 5.5	Figs 6 and 7
VΗ	hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	0.4 0.4		-	0.4 0.4	_	0.4 0.4	_	v	4.5 5.5	Figs 6 and 7

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 


SYMBOL	PARAMETER				T <sub>amb</sub> (	°C)		TEST CONDITIONS			
		74HCT								.,	WAVEFORMS
		+25			-40	to +85 —40 to		UN 10 to +125		V <sub>CC</sub>	WAVEIONMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB to nY		20	33		41		50	ns	4.5	Fig. 8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 8


### 7

### Quad 2-Input NAND Schmitt Trigger


### 74HC/HCT132

#### TRANSFER CHARACTERISTIC WAVEFORMS





#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \, V$ ;  $V_I = GND$  to  $3 \, V$ .

# **Signetics**

#### **HCMOS Products**

#### **FEATURES**

- Combines 3-of-8 decoder with 3-bit latch
- Multiple input enable for easy expansion or independent controls
- Active LOW mutually exclusive outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI


#### **GENERAL DESCRIPTION**

The 74HC/HCT137 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT137 are 3-of-8 decoder/demultiplexers with latches at the three address inputs  $(A_n)$ . The "137" essentially combines the 3-of-8 decoder function with a 3-bit storage latch. When the latch is enabled  $(\overline{LE} = LOW)$ , the "137" acts as a 3-of-8 active LOW decoder. When the latch enable  $(\overline{LE})$  goes from LOW-to-HIGH, the last data present at the inputs, before this transition, is stored in the latches. Further address changes are ignored as long as  $\overline{LE}$  remains HIGH.

The output enable input ( $\overline{E}_1$  and  $E_2$ ) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless  $\overline{E}_1$  is LOW and  $E_2$  is HIGH.

The "137" is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems.



# 74HC/HCT137 3-to-8 Line Decoder/ Demultiplexer with Address Latches

**Objective Specification** 

SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT
	FARAMETER	CONDITIONS	нс	нст	
tPHL/ tPLH	propagation delay A <sub>n</sub> to $\overline{Y}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	19	ns
Cl	input capacitance		3.5	3.5	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT137N: 16-pin plastic DIP; NJ1 package 74HC / HCT137D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	data inputs
4	LE	latch enable input (active LOW)
5	Ē <sub>1</sub>	data enable input (active LOW)
6	E <sub>2</sub>	data enable input (active HIGH)
8	GND	ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7	<b>V</b> <sub>0</sub> to <b>V</b> <sub>7</sub>	multiplexer outputs
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**

	INPUTS					OUTPUTS							
LE	E <sub>1</sub>	E <sub>2</sub>	A <sub>0</sub>	Α1	A <sub>2</sub>	₹0	₹1	₹2	₹3	₹4	₹5	₹6	<b>₹</b> 7
Н	L	Н	Х	х	Х				sta	ble			
X	н Х	X L	X X	×	X X	H	H	H	H H	H	H H	H H	H H
L L L	L L L	H H H	L H L	L H H	L L L	L H H	H H H	H L H	Н Н Н L	H H H	Н Н Н	H H H	H H H
L L L	LLLL	H H H	L H L	L H H	H H H	H H H	Н Н Н	H H H	H H H	H H H	H H H	H H L H	Н Н Н L

H = HIGH voltage level

L = LOW voltage level

X = don't care

# Sianetics

# 74HC/HCT138 3-to-8 Line Decoder/ Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT138 decoders accept three binary weighted address inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled, provide 8 mutually exclusive active LOW outputs  $(\overline{Y}_0 \text{ to } \overline{Y}_7)$ . The "138" features three enable inputs:

two active LOW ( $\overline{E}_1$  and  $\overline{E}_2$ ) and one active HIGH (E3). Every output will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and E<sub>3</sub> is HIGH.

This multiple enable function allows easy parallel expansion of the "138" to a 1-of-32 (5 lines to 32 lines) decoder with just four "138" ICs and one inverter.

The "138" can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The "138" is identical to the "238" but has non-inverting (true) outputs.

OVADOL	DADAMETER	CONDITIONS	TYF	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
tpHL/ tpLH tpHL/ tpLH	$\begin{array}{c} \text{propagation delay} \\ A_n \text{ to } \overline{Y}_n \\ E_3 \text{ to } \overline{Y}_n \\ \overline{E}_n \text{ to } \overline{Y}_n \end{array}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12 14	17 17	ns ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	67	67	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

fo = output frequency in MHz VCC = supply voltage in V  $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>1</sub> = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT138N: 16-pin plastic DIP; NJ1 package 74HC / HCT138D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3 4, 5 6 8	A <sub>0</sub> to A <sub>2</sub> E <sub>1</sub> , E <sub>2</sub> E <sub>3</sub> GND	address inputs enable inputs (active LOW) enable input (active HIGH) ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7	$\overline{Y}_0$ to $\overline{Y}_7$	outputs (active LOW)
16	Vcc	positive supply voltage


# 3-to-8 Line Decoder/Demultiplexer


# 74HC/HCT138











#### **FUNCTION TABLE**

	INPUTS						OUTPUTS						
Ē1	Ē <sub>2</sub>	E3	A <sub>0</sub>	.A1	A <sub>2</sub>	$\overline{\gamma}_0$	<b>7</b> 1	$\bar{Y}_2$	₹3	₹4	₹ <sub>5</sub>	₹6	<b>7</b> 7
H X X	X H X	X X L	X X X	X X X	X X X	HHH	H H H	H H	H H	H H H	HHH	H H H	H H H
L L L	L L L	HHH	LHLH	L H H	L L L	TITI	HLH	H H L H	H H L	# # # # # # # # #	H H H	H H H	<b>TTTT</b>
LLL		H H H	LHLH	L H H	H H H	1 1 1	H H H	HHH	# # # # # # # # # # # # # # # # # # #	L H H	H	HHLH	HHHL

H = HIGH voltage level

L = LOW voltage level

X = don't care

# 3-to-8 Line Decoder/Demultiplexer

## 74HC/HCT138

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	DADAMETED		74HC										
	PARAMETER	+25			-40 to +85 -40 t		-40 to +125		V <sub>CC</sub>	WAVEFORMS			
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>3</sub> to $\overline{Y}_{n}$		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ē <sub>n</sub> to Ÿ <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7		

# 3-to-8 Line Decoder/Demultiplexer

## 74HC/HCT138

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
An	0.70
En	0.40
E3	1.50

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER		74НСТ							Vaa	WAVEFORMS	
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $A_n$ to $\overline{Y}_n$		20	35		44		53	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E3 to ₹n		18	40		50		60	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>n</sub> to ∇ <sub>n</sub>		22	40		50		60	ns	4.5	Fig. 7	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	

## 7

# 3-to-8 Line Decoder/Demultiplexer

# 74HC/HCT138

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the address input  $(A_n)$  and enable input (E3) to output  $(\overline{Y}_n)$  propagation delays and the output transition times.




Fig. 7 Waveforms showing the enable input  $(\overline{E}_n)$  to output  $(\overline{Y}_n)$  propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT139 Dual 2-to-4 Line Decoder/ Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Demultiplexing capability
- Two independent 2-to-4 decoders
- Multifunction capability
- Active LOW mutually exclusive outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT139 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT139 are high-speed, dual 1-to-4 line decoder/demultiplexers. This device has two independent decoders, each accepting two binary weighted inputs ( $nA_0$  and  $nA_1$ ) and providing four mutually exclusive active LOW outputs ( $n\overline{Y}_0$  to  $n\overline{Y}_4$ ). Each decoder has an active LOW enable input  $(n\overline{E})$ 

When  $n\overline{E}$  is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

The "139" is identical to the HEF4556 of the HE4000B family.

#### **APPLICATIONS**

- Memory decoding or data-routing
- Code conversion

evano.	DADAMETED	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст		
tpHL/	propagation delay nAn to n n nE to n n	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 10	13 13	ns ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	42	44	pF	

$$GND = 0 \text{ V; } T_{amb} = 25 \, ^{\circ}\text{C; } t_r = t_f = 6 \text{ ns}$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

- 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
  - For HCT the condition is  $V_1 = GND$  to  $V_{CC} = 1.5 \text{ V}$

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT139N: 16-pin plastic DIP; NJ1 package 74HC / HCT139D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15 2, 3 4, 5, 6, 7 8 12, 11, 10, 9 14, 13	1E, 2E $1A_0$ , $1A_1$ $1\overline{Y}_0$ to $1\overline{Y}_3$ GND $2\overline{Y}_0$ to $2\overline{Y}_3$ $2A_0$ , $2A_1$ VCC	enable inputs (active LOW) address inputs outputs (active LOW) ground (0 V) outputs (active LOW) address inputs positive supply voltage


# 7


# Dual 2-to-4 Line Decoder/Demultiplexer

#### 74HC/HCT139










## **FUNCTION TABLE**

	INPUTS		OUTPUTS						
nĒ	nA <sub>0</sub>	nA <sub>1</sub>	n₹0	n <b>₹</b> 1	n₹2	n₹3			
Н	х	х	Н	Н	Н	н			
L L L	L H L H	L L H	L H H	H L H H	H H L H	Н Н Н L			

H = HIGH voltage level

L = LOW voltage level

X = don't care



# Dual 2-to-4 Line Decoder/Demultiplexer

# 74HC/HCT139

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER			•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL		74HC								V	WAVEFORMS	
O'IMBOL			+25		-40 t	o +85	-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORWS	
		min.	typ.	max.	min.	max.	min.	max.	·			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA <sub>n</sub> to Ÿ <sub>n</sub>		39 14 11	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nE to nYn		33 12 10	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

## 5

# Dual 2-to-4 Line Decoder/Demultiplexer

# 74HC/HCT139

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
1A <sub>n</sub>	0.70
2 <u>A</u> n	0.70
nE	0.70

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


					T <sub>amb</sub> (	°C)		TEST CONDITIONS				
SYMBOL	PARAMETER				74HC	т				.,		
	FARAWETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA <sub>n</sub> to Ÿ <sub>n</sub>		16	34		43		51	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nE to n∇ <sub>n</sub>		16	34		43		51	ns	4.5	Fig. 7	
tTHL/ tTLH	output transition time	7 15			19		22	ns	4.5	Figs 6 and 7		

# Dual 2-to-4 Line Decoder/Demultiplexer

# 74HC/HCT139

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **Signetics**

# 74HC/HCT147 10-to-4 Line Priority Encoder

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Encodes 10-line decimal to 4-line BCD
- Useful for 10-position switch encoding
- Used in code converters and generators
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT147 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT147 9-input priority encoders accept data from nine active LOW inputs  $(\overline{A}_0$  to  $\overline{A}_0)$  and provide a binary representation on the four active LOW outputs  $(\overline{Y}_0$  to  $\overline{Y}_3)$ . A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line  $\overline{A}_0$  having the highest priority.

The devices provide the 10-line to 4-line priority encoding function by use of the implied decimal "zero". The "zero" is encoded when all nine data inputs are HIGH, forcing all four outputs HIGH.

SYMBOL	PARAMETER	CONDITIONS	ТҮР		
	FANAMETER	CONDITIONS	нс	нст	UNIT
tPHL/ tPLH	propagation delay Ā <sub>n</sub> to Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15	17	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	30	33	pF

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT147N: 16-pin plastic DIP; NJ1 package 74HC / HCT147D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8	GND	ground (0 V)
9, 7, 6, 14	$\overline{Y}_0$ to $\overline{Y}_3$	BCD address outputs (active LOW)
11, 12, 13, 1, 2, 3, 4, 5, 10	$\overline{A}_0$ to $\overline{A}_8$	decimal data inputs (active LOW)
15	n.c.	not connected
16	Vcc	positive supply voltage








# 10-to-4 Line Priority Encoder


# 74HC/HCT147



#### **FUNCTION TABLE**

	1			OUT	PUTS							
⊼ <sub>0</sub>	Ā1	Ā2	$\bar{A}_3$	Ā4	Ā <sub>5</sub>	Ā6	Ā7	Ā8	$\bar{Y}_3$	$\bar{Y}_2$	<b>₹</b> 1	$\bar{Y}_0$
Н	Н	Н	Н	Н	Н	Н	н	н	н	н	н	н
X X X	X X X	X X X	X X X	X X X	X X X L	X L H	X H H	L H H	L H H	H H L	H H L	L H L H
X X X	X X X L	X X L H	X H H	H H H	H H H	H H H	H H H H	H H H	H H H	L H H	H H L	L H L H
L	н	н	Н	Н	Н	н	Н	Н	Н	Н	Н	L

H = HIGH voltage level L = LOW voltage level X = don't care



# 7

# 10-to-4 Line Priority Encoder

# 74HC/HCT147

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER			•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
			74HC								WAVEFORMS
	PANAMETER		+25		-40	to +85	-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ā <sub>n</sub> to Ÿ <sub>n</sub>		50 18 14	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6
tTHL/ tTLH	output transition time		19 7 6	75 15 6		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

# 10-to-4 Line Priority Encoder

## 74HC/HCT147

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


input	unit load coefficient
Ā <sub>3</sub> , Ā <sub>4</sub> , Ā <sub>7</sub> , Ā <sub>8</sub>	1.50
Ā <sub>5</sub> , Ā <sub>6</sub> , Ā <sub>0</sub> , Ā <sub>1</sub> , Ā <sub>2</sub>	1.10

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				7	Ր <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL		74НСТ									WAVEEODMO
	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay $\overline{A}_{n}$ to $\overline{Y}_{n}$		20	35		44		53	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6

#### **AC WAVEFORMS**



Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **Signetics**

# **74HC/HCT151** 8-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- True and complement outputs
- Multifunction capability
- Permits multiplexing from n lines to 1 line
- Non-inverting data path
- See the "251" for the 3-state version
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT151 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT151 are the logic implementations of single-pole 8-position switches with the state of three select inputs  $(S_0, S_1, S_2)$  controlling the switch positions.

Assertion (Y) and negation  $(\overline{Y})$  outputs are both provided.

The enable input  $(\overline{E})$  is active LOW. When  $\overline{E}$  is HIGH, the  $\overline{Y}$  output is HIGH and the Y output is LOW, regardless of all inputs.

The logic function provided at the output, when activated, is:

Y = 
$$\overline{E}$$
. ( $I_0.\overline{S}_0.\overline{S}_1.\overline{S}_2 + I_1.S_0.\overline{S}_1.\overline{S}_2 + I_2.\overline{S}_0.S_1.\overline{S}_2 + I_3.S_0.S_1.\overline{S}_2 + I_4.\overline{S}_0.\overline{S}_1.S_2 + I_5.S_0.\overline{S}_1.S_2 + I_6.\overline{S}_0.S_1.S_2 + I_7.S_0.S_1.S_2$ 

The "151" provides in one package the ability to select from eight sources of data or control information. The "151" can provide any logic function of four variables and its negation with correct manipulations.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT			
STIVIBUL	PANAMETEN	CONDITIONS	нс	нст	CIVIT		
tpHL/	propagation delay In to Y, $\overline{Y}$ Sn to Y, $\overline{Y}$ E to Y E to $\overline{Y}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	16 19 12 14	19 20 13 18	ns ns ns		
CI	input capacitance		3.5	3.5	pF		
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	40	40	pF		

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>O</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT151N: 16-pin plastic DIP; NJ1 package 74HC / HCT151D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
4, 3, 2, 1, 15, 14, 13, 12	l <sub>0</sub> to l <sub>7</sub>	multiplexer inputs
5	Υ	multiplexer output
6	₹	complementary multiplexer output
7	Ē	enable input (active LOW)
8	GND	ground (0 V)
11, 10, 9	S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>	select inputs
16	S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> VCC	positive supply voltage

# 74HC/HCT151







# 74HC/HCT151





Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

					INP	JTS						OUT	PUTS
Ē	s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	10	11	l <sub>2</sub>	lз	14	15	16	17	₹	Y
Н	х	Х	х	х	х	x	х	х	х	х	х	Н	L
L L L	L L L	L L L	L H H	L H X	X X L H	X X X	X X X	X X X	X X X	X X X	X X X	H L H L	L H L H
L L L	L L L	H H H	L L H	X X X	X X X	H X X	X X L H	X X X	X X X	X X X	X X X	H L H L	L H L
L L L	H H H	L L L	L H H	X X X	X X X	X X X	X X X	L H X	X X L H	X X X	X X X	H L H L	L H L H
L L L	H H H	H H H	L H H	X X X	X X X	X X X	X X X	X X X	X X X	H X X	X L H	H L H L	L H L H

H = HIGH voltage level

L = LOW voltage level X = don't care



# 74HC/HCT151

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				-	r <sub>amb</sub> (	°C)				TEST CONDITIONS			
0)/44001	040445750				74H0	UNIT	.,	WAVEFORMS					
SYMBOL	PARAMETER	+25				to +85	-40 to +125		UNIT	VCC	WAVEFORIUS		
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay		52 19 15	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6		
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $I_n$ to $\overline{Y}$		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 6		
tPHL/ tPLH	propagation delay S <sub>n</sub> to Y		61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7		
t <sub>PHL</sub> /	propagation delay S <sub>n</sub> to ₹		61 22 18	205 41 35		255 51 43		310 62 53	ns	2.0 4.5 6.0	Fig. 7		
tpHL/ tPLH	propagation delay E to Y		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7		
tPHL/ tPLH	propagation delay E to Y		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7		
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7		

# 74HC/HCT151

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
I <sub>n</sub> S	0.45 1.50 0.30


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)					TEST CONDITIONS	
OVANDO!	DADAMETER				74H	СТ	UNIT	Vaa	WAVEFORMS			
SYMBOL	PARAMETER		+25		<b>-40</b> 1	to +85	40 to +125		UNIT	V <sub>CC</sub>	MAYE, ONING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I <sub>n</sub> to Y		22	38		48		57	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $I_{n}$ to $\overline{Y}$		22 38			48	57		ns	4.5	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S <sub>n</sub> to Y		23	41	51			62	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay $S_n$ to $\overline{Y}$		25	43		54		65	ns	4.5	Fig. 7	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay Ē to Y		16	29		36		44	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ē to Ÿ		21 36		45			54	ns	4.5	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7 15			19		22		4.5	Figs 6 and 7	

## 74HC/HCT151

#### **AC WAVEFORMS**





times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT153 Dual 4-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Non-inverting outputs
- Separate enable for each output
- Common select inputs
- See '253" for 3-state version
- Permits multiplexing from n lines to 1 line
- Enable line provided for cascading (n lines to 1 line)
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT153 are high-speed Si-gate CMOS devices and are pin compatible with low power Schotttky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT153 have two identical 4-input multiplexers which select two bits of data from up to four sources selected by common data select inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW output enable inputs (1Ē, 2Ē) which can be used to strobe the outputs independently. The outputs (1Y, 2Y) are forced LOW when the corresponding output enable inputs are HIGH.

The "153" is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels applied to  $S_0$  and  $S_1$ .

The logic equations for the outputs are:

$$\begin{aligned} 1 Y &= \ 1 \overline{E}. (11_0.\overline{S}_1.\overline{S}_0 + 11_1.\overline{S}_1.S_0 + \\ &+ 11_2.S_1.\overline{S}_0 + 11_3.S_1.S_0) \\ 2 Y &= \ 2 \overline{E}. (21_0.\overline{S}_1.\overline{S}_0 + 21_1.\overline{S}_1.S_0 + \\ &+ 21_2.S_1.\overline{S}_0 + 21_3.S_1.S_0) \end{aligned}$$

The "153" can be used to move data to a common output bus from a group of registers. The state of the select inputs would determine the particular register from which the data came. An alternative application is a function generator. The device can generate two functions or three variables. This is useful for implementing highly irregular random logic.

The "153" is similar to the "253" but has standard outputs.

SYMBOL	PARAMETER	CONDITIONS	TY	TYPICAL				
STINIBUL	FANAMETEN	CONDITIONS	нс	нст	UNIT			
tPHL/ tPLH	propagation delay 11 <sub>n</sub> , 21 <sub>n</sub> to nY S <sub>n</sub> to nY nE to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 15 10	16 17 11	ns ns ns			
Cl	input capacitance		3.5	3.5	рF			
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	30	30	pF			

$$GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT153N: 16-pin plastic DIP; NJ1 package 74HC / HCT153D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15 14, 2 6, 5, 4, 3 7 8	1E, 2E S <sub>0</sub> , S <sub>1</sub> 1I <sub>0</sub> to 1I <sub>3</sub> 1Y GND	output enable inputs (active LOW) common data select inputs data inputs from source 1 multiplexer output from source 1 ground (0 V)
9 10, 11, 12, 13 16	2Y 2I <sub>0</sub> to 2I <sub>3</sub> V <sub>CC</sub>	multiplexer output from source 2 data inputs from source 2 positive supply voltage

# **Dual 4-Input Multiplexer**

# 74HC/HCT153








# 7

# **Dual 4-Input Multiplexer**

# 74HC/HCT153




#### **FUNCTION TABLE**

SEL	ECT		DATA	INPUT	S	CUTPUT ENABLE	ОИТРИТ
s <sub>0</sub>	S <sub>1</sub>	nlo	nlı	nl2	nĒ	nY	
Х	х	×	х	х	х	Н	L
L H H	L L L	L H X	X L H	X X X	X X X	L L L	L H L H
L H H	H H H	X X X	X X X	L H X	X L H	L L L	L H L H

H = HIGH voltage level

L = LOW voltage level X = don't care



# **Dual 4-Input Multiplexer**

74HC/HCT153

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	r <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER	`			74H	;	UNIT	V	WAVEFORMS				
STIVIBUL	PARAMETER		+25		-40 to +85		-40 to +125		ONII	VCC	WAVEFORIVIS		
	,	min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1I <sub>n</sub> to nY; 2I <sub>n</sub> to nY		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6		
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S <sub>n</sub> to nY		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nE to nY		33 12 10	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 7		
tTHL/ tTLH			19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7		

# Ę

# **Dual 4-Input Multiplexer**

# 74HC/HCT153

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
11 <sub>n</sub> , 21 <sub>n</sub>	0.45
nE	0.60
S <sub>n</sub>	1.35

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 


					T <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER	74НСТ								Vcc	WAVEFORMS		
STMBOL	FANAMETER		+25		<b>-40</b> 1	to +85	-40 to +125		UNIT	V	WAVEFORIVIS		
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL	propagation delay 1I <sub>n</sub> to nY; 2I <sub>n</sub> to nY		19	34		43		51	ns	4.5	Fig. 6		
<sup>t</sup> PLH	propagation delay 1I <sub>n</sub> to nY; 2I <sub>n</sub> to nY		13 24			30		36		4.5	Fig. 6		
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S <sub>n</sub> to nY		20	34		43		51	ns	4.5	Fig. 7		
tPHL/ tPLH	propagation delay nE to nY		14	27		34		41	ns	4.5	Fig. 7		
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7 15			19		22	ns	4.5	Figs 6 and 7		

# **Dual 4-Input Multiplexer**

## 74HC/HCT153

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# Signetics

# 74HC/HCT154 4-to-16 Line Decoder/ **Demultiplexer**

Product Specification

#### **HCMOS Products**

#### **FEATURES**

- 16-line demultiplexing capability
- Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs
- 2-input enable gate for strobing or expansion
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT154 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT154 decoders accept four active HIGH binary address inputs and provide 16 mutually exclusive active LOW outputs.

The 2-input enable gate can be used to strobe the decoder to eliminate the normal decoding "glitches" on the outputs, or it can be used for the expansion of the

The enable gate has two AND'ed inputs which must be LOW to enable the outputs.

The "154" can be used as a 1-to-16 demultiplexer by using one of the enable inputs as the multiplexed data input.

When the other enable is LOW, the addressed output will follow the state of the applied data.

SYMBOL	PARAMETER	CONDITIONS	TYF	TYPICAL				
STIMBOL	FARAMETER	CONDITIONS	нс	нст	UNIT			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n, \overline{E}_n$ to $\overline{Y}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	13	ns			
Cl	input capacitance		3.5	3.5	pF			
C <sub>PD</sub> power dissipation capacitance per package		notes 1 and 2	60	60	pF			

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT154N: 24-pin plastic DIP; NN3 package 74HC / HCT154D: 24-pin SOL-24; DN2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17	∇ <sub>0</sub> to ∇ <sub>15</sub>	outputs (active LOW)
18, 19	Ē₀, Ē₁	enable inputs (active LOW)
12	GND	ground (0 V)
23, 22, 21, 20	A <sub>0</sub> to A <sub>3</sub>	address inputs
24	A <sub>0</sub> to A <sub>3</sub> VCC	positive supply voltage

# 4-to-16 Line Decoder/Demultiplexer

# 74HC/HCT154










Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

			INP	UTS									Οl	JTPU	TS						
E <sub>0</sub>	Ē1	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	А3	$\overline{Y}_0$	<b>⊽</b> 1	<b>₹</b> 2	<b>7</b> 3	₹4	<b>7</b> 5	₹6	₹7	<b>∀</b> 8	<b>7</b> 9	₹ <sub>10</sub>	Ÿ <sub>11</sub>	₹ <sub>12</sub>	₹ <sub>13</sub>	₹ <sub>14</sub>	Ÿ <sub>15</sub>
H H L	H L H	X X X	X X X	X X X	X X	H	H H	H H H	Н Н	H H H	H H H	HHH	H H H	H H H	Н Н Н	H H	H	H H	H H H	H H	H H H
L L L		L H L	L H H	L L L	L L L	L H H	H L H	H H L H	HHL	H H H	HHHH	H H H	H H H	1111	H H H	H H H	H H H	H H H	H H H	H H H	H H H
L L L	L L L	L H L	LHH	H H H	L L L	TITI	H H H	H H H	н н н	H H H	H H H	H H L H	H H H L	1111	H H H	н н н	H H H	н н н	H H H	H	H H H
L L L		L H L H	L H H	L L L	H H H	1111	H H H	H H H	н н н	H H H	H H H	H H H	H H H	L H H H	HHH	H L H	H H H L	H H H	H H H	H H H	H H H
11111		LHLH	L H H	H H H	H H H	H H H	H H H	H H H	HHH	H H H	H H H	H H H	H H H	<b>===</b>	<b>===</b>	H H H	HHHH	LHHH	H L H	H H L H	H H H L


H = HIGH voltage level

L = LOW voltage level

X = don't care

# 4-to-16 Line Decoder/Demultiplexer

# 74HC/HCT154



#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

SYMBOL					Г <sub>ать</sub> (	°C)			TEST CONDITIONS		
	PARAMETER	74HC								V	
	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		ınin.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to $\overline{Y}_n$		36 13 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
tPHL/ tPLH	propagation delay $\overline{E}_n$ to $\overline{Y}_n$		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7

# 4-to-16 Line Decoder/Demultiplexer

74HC/HCT154

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
An	1.0
En	1.0

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS	
	PARAMETER				74HC	T			UNIT	V	WAVEFORMS
	FANAMETEN		+25		-401	to +85	-40 to	o +125	ONIT	V <sub>CC</sub>	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.		}	
tPHL/ tPLH	propagation delay A <sub>n</sub> to Ÿ <sub>n</sub>		16	35		44		53	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay En to ₹n		15	32		40		48	ns	4.5	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7

# 7

# 4-to-16 Line Decoder/Demultiplexer

# 74HC/HCT154

#### **AC WAVEFORMS**






Fig. 7 Waveforms showing the enable input  $(\overline{E}_n)$  to output  $(\overline{Y}_n)$  propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT157 Quad 2-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Non-inverting data path
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT157 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT157 are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a common data select input (S). The four outputs present the selected data in the true (non-inverted) form. The enable input (Ē) is active LOW. When Ē is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the "157". The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator.

The device is usefull for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The "157" is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The logic equations are:

$$1Y = \overline{E}.(11_1.S + 11_0.\overline{S})$$

$$2Y = \overline{E}.(2I_1.S + 2I_0.\overline{S})$$

$$3Y = \overline{E}.(3I_1.S + 3I_0.\overline{S})$$

$$4Y = \overline{E}.(41_1.S + 41_0.\overline{S})$$

The "157" is identical to the "158" but has non-inverting (true) outputs.

SYMBOL	PARAMETER	CONDITIONS	TY	UNIT	
SYMBOL	CONDITION:		нс	нст	UNII
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nlo, nl1 to nY E to nY S to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 11 14	13 12 19	ns ns ns
Cl	input capacitance	,	3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	76	70	pF

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT157N: 16-pin plastic DIP; NJ1 package 74HC / HCT157D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
1	S	common data select input	
2, 5, 11, 14	11 <sub>0</sub> to 41 <sub>0</sub>	data inputs from source 0	
3, 6, 10, 13	11 <sub>1</sub> to 41 <sub>1</sub>	data inputs from source 1	
4, 7, 9, 12	1Y to 4Y	multiplexer outputs	
8	GND	ground (0 V)	
15	Ē	enable input (active LOW)	
16	Vcc	positive supply voltage	


# **Quad 2-Input Multiplexer**


# 74HC/HCT157











#### **FUNCTION TABLE**

	IN	ОИТРИТ		
Ē	S	nlo	nΥ	
Н	×	×	×	L
L L L	L H H	L H X X	X X L H	L H L H

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care

# **Quad 2-Input Multiplexer**

# 74HC/HCT157

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)						TEST CONDITIONS			
CVMDOL	DADAMETED	74HC								vcc	WAVEFORMS
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEI OIIIIIS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nI <sub>0</sub> to nY; nI <sub>1</sub> to nY		36 13 10	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7
tPHL/ tPLH	propagation delay E to nY		39 14 11	115 23 20		145 29 25		175 35 30	ns	2.0 4.5 6.0	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay S to nY	~	47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7
t <sub>THL</sub> /	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7

## 5

# **Quad 2-Input Multiplexer**

## 74HC/HCT157

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nlo	1.00
nl1	1.00
E	0.60
S	3.00

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								•	TEST CONDITIONS		
ovano.	DADAMETED									V	WAVEFORMS		
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVETONING		
		min.	typ.	max.	min.	max.	min.	max.	1				
tPHL/ tPLH	propagation delay nI <sub>0</sub> to nY; nI <sub>1</sub> to nY		16	27		34		41	ns	4.5	Fig. 7		
ФНL/ ФLН	propagation delay Ē to nY		15	26		33		39	ns	4.5	Fig. 6		
tPHL/ tPLH	propagation delay S to nY		22	37		46		56	ns	4.5	Fig. 7		
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7		

# **Quad 2-Input Multiplexer**

# 74HC/HCT157

# **AC WAVEFORMS**




Fig. 6 Waveforms showing the enable input (E) to output (nY) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data inputs (nI<sub>n</sub>) and common data select input (S) to output (nY) propagation delays.

# Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# Signetics

# **74HC/HCT158**Quad 2-Input Multiplexer

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Inverting data path
- Output capability: standard
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT158 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT158 are quad 2-input multiplexers which select 4 bits of data from two sources and are controlled by a common data select input (S). The four outputs present the selected data in the inverted form. The enable input ( $\overline{E}$ ) is active LOW.

When  $\overline{E}$  is HIGH, all the outputs  $(1\overline{Y}$  to  $4\overline{Y})$  are forced HIGH regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the "158". The state of S determines the particular register from which the data comes. It can also be used as a function generator.

The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The "158" is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The logic equations for the output are:

$$1\overline{Y} = \overline{E}.(11_1.S + 11_0.\overline{S})$$

$$2\overline{Y} = \overline{E}.(21_1.S + 21_0.\overline{S})$$

$$3\overline{Y} = \overline{E}.(31_1.S + 31_0.\overline{S})$$

$$4\overline{Y} = \overline{E}.(41_1.S + 41_0.\overline{S})$$

The "158" is identical to the "157" but has inverting outputs.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STMBOL	FARAMETER	CONDITIONS	нс	нст		
tPHL/ tPLH	propagation delay nlo, nl1 to nY E to nY S to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12 14 14	13 16 16	ns ns ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	40	40	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT158N: 16-pin plastic DIP; NJ1 package


74HC / HCT158D: 16-pin SO-16; DJ1 package


### **PIN DESCRIPTION**


PIN NO.	SYMBOL	NAME AND FUNCTION	
1	s	common data select input	
2, 5, 11, 14	11 <sub>0</sub> to 41 <sub>0</sub>	data inputs from source 0	
3, 6, 10, 13	11 <sub>1</sub> to 41 <sub>1</sub>	data inputs from source 1	
4, 7, 9, 12	1₹ to 4₹	multiplexer outputs	
8	GND	ground (0 V)	
15	E	enable input (active LOW)	
16	Vcc	positive supply voltage	


# **Quad 2-Input Multiplexer**

# 74HC/HCT158










# **FUNCTION TABLE**

	IN	OUTPUT		
Ē	s	nlo	nl <sub>1</sub>	n₹
H L L L	X L H H	X L H X	X X X L H	H H L H



H = HIGH voltage level

L = LOW voltage level X = don't care

# 5

# **Quad 2-Input Multiplexer**

# 74HC/HCT158

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

	T <sub>amb</sub> (°C)									TEST CONDITIONS		
CVMDO	DADAMETED				74H	;	UNIT	V				
SYMBOL	PARAMETER	+25			-40	-40 to +85		40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nl0, nl₁ to nŸ		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7	
tPHL/ tPLH	propagation delay E to nY		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S to nŸ		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7	
tthL/ ttlH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

# **Quad 2-Input Multiplexer**

# 74HC/HCT158

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input.	unit load coefficient
nlo	0.40
nl1	0.40
S	2.20
E	0.60

# **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


	·			1	Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
SYMBOL	DADAMETED	74HCT								.,	WAVEFORMS	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
	min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nl <sub>0</sub> , nl <sub>1</sub> to nY		16	30		38		45	ns	4.5	Fig. 7	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay Ē to nŸ		19	35		44		53	ns	4.5	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S to nŸ		19	35		44		53	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	


# 7

# **Quad 2-Input Multiplexer**

# 74HC/HCT158

# **AC WAVEFORMS**





# Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT160 Presettable Synchronous BCD Decade Counter

**Product Specification** 

## **HCMOS Products**

# **FEATURES**

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Asynchronous reset
- Output capability: standard
- Icc category: MSI

# **GENERAL DESCRIPTION**


The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT160 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs  $(Q_0$  to  $Q_3)$  of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs  $(D_0$  to  $D_3)$  to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

(continued on next page)



OVMBOL	DADAMETED	CONDITIONS	TYF			
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
<sup>t</sup> PHL	propagation delay CP to Q <sub>n</sub> CP to TC MR to Q <sub>n</sub> MR to TC CET to TC	delay 19 21 21 21 VCC = 5 V		21 24 23 26 14	ns ns ns ns	
<sup>t</sup> PLH	propagation delay CP to On CP to TC CET to TC		19 21 14	21 20 7	ns ns ns	
f <sub>max</sub>	maximum clock frequency		61	31	MHz	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	39	34	pF	

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}\text{C}$$
;  $t_r = t_f = 6 \,\text{ns}$ 

### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF


VCC = supply voltage in V


 $f_O$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_O$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT160N: 16-pin plastic DIP; NJ1 package 74HC / HCT160D: 16-pin SO-16; DJ1 package





# 74HC/HCT160



### GENERAL DESCRIPTION (Cont'd.)

A LOW level at the master reset input ( $\overline{MR}$ ) sets all four outputs of the flip-flops ( $\overline{Q}_0$  to  $\overline{Q}_3$ ) to LOW level regardless of the levels at CP,  $\overline{PE}$ , CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of  $\Omega_0$ . This pulse can be used to enable the next cascaded stage.

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	asynchronous master reset (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3, 4, 5, 6	D <sub>0</sub> to D <sub>3</sub>	data inputs
7	CEP	count enable input
8	GND	ground (0 V)
9	PE	parallel enable input (active LOW)
10	CET	count enable carry input
14, 13, 12, 11	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
15	TC	terminal count output
16	Vcc	positive supply voltage

# **FUNCTION TABLE**

OPERATING MODE			OUTPUTS					
OPERATING MODE	MR	СР	CEP	CET	PE	Dn	Q <sub>n</sub>	TC
reset (clear)	L	х	x	x	х	х	٦	L
parallel load	H	<b>↑</b>	X X	X X		l h	L	L *
count	н	1	h	h	h	х	count	*
hold (do nothing)	H	X X	l X	X	h h	X X	q <sub>n</sub> q <sub>n</sub>	* L

### Note to function table

\* The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level


I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition

# 74HC/HCT160







Fig. 6 Typical timing sequence: reset outputs to zero; preset to BCD seven; count to eight, nine, zero, one, two and three; inhibit.



# 7

# Presettable Synchronous BCD Decade Counter

74HC/HCT160

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				-	T <sub>amb</sub> (	°C)		TEST CONDITIONS				
0)/14001	DADAMETER				74H	C	UNIT		MANECORMS			
SYMBOL	PARAMETER		+25			to +85	-40 t	-40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to TC		69 25 20	215 43 31		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		69 25 20	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to TC		69 25 20	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CET to TC		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 10	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 10	
tw	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		210 42 36		ns	2.0 4.5 6.0	Fig. 8	
tW	master reset pulse width LOW	90 18 15	28 10 8		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> rem	removal time MR to CP	100 20 17	30 11 9		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	80 16 14	22 8 6		100 20 17		120 27 20		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time PE to CP	135 27 23	41 15 12		170 34 29		205 41 35		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time CEP, CET to CP	200 40 34	63 23 18		250 50 43		300 60 51		ns	2.0 4.5 6.0	Fig. 12	

# 74HC/HCT160

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
evano.	DADAMETED				74H	С	UNIT	Vcc	WAVEFORMS			
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		0.4.1	V	WAVE OILING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>h</sub>	hold time D <sub>n</sub> to CP	0 0 0	-17 -6 -5		0		0 0 0	1	ns	2.0 4.5 6.0	Figs 11 and 12	
t <sub>h</sub>	hold time PE to CP	0 0 0	-41 -15 -12		0		0 0 0		ns	2.0 4.5 6.0	Figs 11 and 12	
th	hold time CEP, CET to CP	0 0 0	-47 -17 -14		0 0 0		0		ns	2.0 4.5 6.0	Figs 11 and 12	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	18 55 66		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 8	

# 74HC/HCT160

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
MR	0.95
CP	0.80
CEP	0.25

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.25
CET	1.05
PE	0.30

# **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER		74НСТ							V	WAVEFORMS		
STMBOL	FANAMETER		+25			-40 to +85 -40 t			UNIT	V <sub>CC</sub>	WAVEFORING		
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		25	43		54		65	ns	4.5	Fig. 8		
<sup>†</sup> PHL	propagation delay CP to TC		28	48		60		72	ns	4.5	Fig. 8		
<sup>t</sup> PLH	propagation delay CP to TC		23	39		49		59	ns	4.5	Fig. 8		
tPHL	propagation delay MR to Ω <sub>n</sub>		27	50		63		75	ns	4.5	Fig. 9		
<sup>t</sup> PHL	propagation delay MR to TC		30	50		63		75	ns	4.5	Fig. 9		
<sup>t</sup> PHL	propagation delay CET to TC		17	35		44		53	ns	4.5	Fig. 10		
tPLH	propagation delay CET to TC		9	17		21		26	ns	4.5	Fig. 10		
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Figs 8 and 10		
t <sub>W</sub>	clock pulse width HIGH or LOW	31	8		39		47		ns	4.5	Fig. 8		
t <sub>W</sub>	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig. 9		
t <sub>rem</sub>	removal time MR to CP	20	9		25		30		ns	4.5	Fig. 9		
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	18	10		25		30		ns	4.5	Fig. 11		
t <sub>su</sub>	set-up time PE to CP	30	18		44		53		ns	4.5	Fig. 11		
t <sub>su</sub>	set-up time CEP, CET to CP	40	23		50		60		ns	4.5	Fig. 12		

# 74HC/HCT160

				-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
		1			74H0	ЭТ	UNIT					
SYMBOL	BOL PARAMETER		+25			-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			10 to	
t <sub>h</sub>	hold time D <sub>n</sub> to CP	0	-8		0		0		ns	4.5	Figs 11 and 12	
th	hold time PE to CP	0	-13		0		0		ns	4.5	Figs 11 and 12	
t <sub>h</sub>	hold time CEP, CET to CP	0	-27		0		0		ns	4.5	Figs 11 and 12	
f <sub>max</sub>	maximum clock pulse frequency	16	28		13		11		MHz	4.5	Fig. 8	

# 74HC/HCT160

### **AC WAVEFORMS**




Fig. 8 Waveforms showing the clock (CP) to outputs ( $Q_n$ , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_{\Pi},TC)$  propagation delays and the master reset to clock (CP) removal time.




Fig. 10 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 11 Waveforms showing the data set-up and hold times for the input  $(D_{\Pi})$  and parallel enable input  $\overline{\text{PE}}$ .




Fig. 12 Waveforms showing the CEP and CET set-up and hold times.

### Note to Figs 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT161 Presettable Synchronous **4-Bit Binary Counter**

**Product Specification** 

# **HCMOS Products**

### **FEATURES**

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Asynchronous reset
- Output capability: standard
- ICC category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT161 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT161 are synchronous presettable binary counters which feature an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs ( $Q_0$  to  $Q_3$ ) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (Dn to D3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STWBOL	FANAMETER	CONDITIONS	нс	нст	ONT	
tpHL/ tPLH	propagation delay CP to Q <sub>n</sub> CP to TC MR to Q <sub>n</sub> MR to TC CET to TC	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	19 21 20 20 10	20 24 25 26 14	ns ns ns ns	
f <sub>max</sub>	maximum clock frequency		44	45	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	33	35	pF	

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}\text{C}$$
;  $t_r = t_f = 6 \, \text{ns}$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:


C<sub>1</sub> = output load capacitance in pF


 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs


2. For HC the condition is V<sub>1</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT161N: 16-pin plastic DIP; NJ1 package 74HC / HCT161D: 16-pin SO-16; DJ1 package







# 74HC/HCT161



# GENERAL DESCRIPTION (Cont'd.) )

A LOW level at the master reset input ( $\overline{MR}$ ) sets all four outputs of the flip-flops ( $\Omega_0$  to  $\Omega_3$ ) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of  $\Omega_0$ . This pulse can be used to enable the next cascaded stage.

# PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR CP	asynchronous master reset (active LOW) clock input (LOW-to-HIGH, edge-triggered)
3, 4, 5, 6 7	D <sub>0</sub> to D <sub>3</sub>	data inputs  count enable input
8 9	GND	ground (0 V) parallel enable input (active LOW)
10	CET	count enable carry input
14, 13, 12, 11 15	Q <sub>0</sub> to Q <sub>3</sub> TC	flip-flop outputs terminal count output
16	Vcc	positive supply voltage


# **FUNCTION TABLE**

ORED A TIMO MODE			OUTPUTS					
OPERATING MODE	MR	СР	CEP	CET	PE	Dn	Ωn	тс
reset (clear)	L	×	x	х	x	х	L	L
parallel load	H H	† †	X X	X X	1	l h	L H	L *
count	н	<b>↑</b>	h	h	h	Х	count	*
hold (do nothing)	H	X	ı X	X	h h	X X	q <sub>n</sub> q <sub>n</sub>	* L

### Note to function table

- \* The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH).
- H = HIGH voltage level
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
- L = LOW voltage level
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
- q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition
- X = don't care
- ↑ = LOW-to-HIGH CP transition

# 74HC/HCT161







Fig. 6 Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit.



# 7

# Presettable Synchronous 4-Bit Binary Counter

74HC/HCT161

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)						TEST CONDITIONS				
SYMBOL	PARAMETER				74H	С			UNIT	Vcc	WAVEFORMS	
STINIBUL		+25			-40 to +85 -4		-40 t	-40 to +125		VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay CP to Q <sub>n</sub>		61 22 18	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 8	
t <sub>PHL</sub> /	propagation delay CP to TC		69 25 20	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		63 23 18	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to TC		63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 9	
tPHL/	propagation delay CET to TC		33 12 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 10	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 10	
t <sub>W</sub>	clock pulse width HIGH or LOW	110 22 19	22 8 6		140 28 24		165 33 28		ns	2.0 4.5 6.0	Fig. 8	
t <sub>W</sub>	master reset pulse width; LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> rem	removal time MR to CP	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time PE to CP	100 20 17	30 11 9		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time CEP, CET to CP	170 34 29	47 17 14		215 43 37		255 51 43		ns	2.0 4.5 6.0	Fig. 12	
th	hold time D <sub>n</sub> , PE, CEP, CET to CP	0 0 0	-14 -5 -4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Figs 11 and 12	
f <sub>max</sub>	maximum clock pulse frequency	4.6 23 27	13 40 48		3.6 18 21		3.0 15 18		MHz	2.0 4.5 6.0	Fig. 8	

# 74HC/HCT161

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
MR CP	0.95 0.80
CEP	0.25

INPUT	UNIT LOAD COEFFICIENT
Dn	0.25
D <sub>n</sub> CET	0.75
PE	0.30

# **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Т			UNIT	Vcc	WAVEFORMS		
STWIDUL		+25			-40 to +85		-40 to +125		ONT	VCC	WATER OF MINE		
		min.	typ.	max.	min.	max.	min.	max.			·		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		23	43		54		65	ns	4.5	Fig. 8		
tPHL/ tPLH	propagation delay CP to TC		28	48		60		72	ns	4.5	Fig. 8		
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		29	46		58		69	ns	4.5	Fig. 9		
<sup>t</sup> PHL	propagation delay MR to TC		30	51		64		77	ns	4.5	Fig. 9		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CET to TC		17	35		44		53	ns	4.5	Fig. 10		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 8 and 10		
tw	clock pulse width HIGH or LOW	22	7		28		33		ns	4.5	Fig. 8		
t <sub>W</sub>	master reset pulse width; LOW	20	10		25	,	30		ns	4.5	Fig. 9		
t <sub>rem</sub>	removal time MR to CP	20	6		25		30		ns	4.5	Fig. 9		
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	18	8		23		27		ns	4.5	Fig. 11		
t <sub>su</sub>	set-up time PE to CP	30	17		38		45		ns	4.5	Fig. 11		
t <sub>su</sub>	set-up time CEP, CET to CP	40	17		50		60		ns	4.5	Fig. 12		
th	hold time D <sub>n</sub> , PE, CEP, CET to CP	0	-7		0		0		ns	4.5	Figs 11 and 12		
f <sub>max</sub>	maximum clock pulse frequency	23	41		18		15		MHz	4.5	Fig. 8		

# 74HC/HCT161

### **AC WAVEFORMS**




Fig. 8 Waveforms showing the clock (CP) to outputs ( $Q_n$ , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n, TC)$  propagation delays and the master reset to clock (CP) removal time.




Fig. 10 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 11 Waveforms showing the set-up and hold times for the input  $(\mathsf{D}_n)$  and parallel enable input  $\overline{\mathsf{PE}}$ .




Fig. 12 Waveforms showing the CEP and CET set-up and hold times,

# Note to Figs 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# 74HC/HCT162 Presettable Synchronous **Decade Counter**

**Product Specification** 

# **HCMOS Products**

### **FEATURES**

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Synchronous reset
- Output capability: standard
- ICC category: MSI

# **GENERAL DESCRIPTION**

The 74HC/HCT162 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT162 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting,

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs ( $Q_0$  to  $Q_3$ ) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (Do to D3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

For the "162" the clear function is synchronous.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STIMBUL	PARAMETER	CONDITIONS	нс	нст	UNII
tPHL	propagation delay CP to On CP to TC CET to TC	:	18 21 11	20 26 15	ns ns ns
<sup>t</sup> PLH	propagation delay CP to On CP to TC CET to TC	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	18 21 11	20 19 10	ns ns ns
f <sub>max</sub>	maximum clock frequency		63	32	MHz
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	37	37	pF

GND = 0 V; 
$$T_{amb} = 25$$
 °C;  $t_r = t_f = 6$  ns

### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):


PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>O</sub>) where:


$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs


# ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT162N: 16-pin plastic DIP; NJ1 package


74HC / HCT162D: 16-pin SO-16; DJ1 package







# 74HC/HCT162



# PIN DESCRIPTION

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	PIN NO.	SYMBOL	NAME AND FUNCTION
	3, 4, 5, 6 7 8 9 10 14, 13, 12, 11	CP D <sub>0</sub> to D <sub>3</sub> CEP GND PE CET Q <sub>0</sub> to Q <sub>3</sub> TC	clock input (LOW-to-HIGH, edge-triggered) data inputs count enable input ground (0 V) parallel enable input (active LOW) count enable carry input flip-flop outputs terminal count output

### **FUNCTION TABLE**

OPERATING MODE				OUTPUTS				
OPERATING MODE	MR	СР	CEP	CET	PE	Dn	a <sub>n</sub>	тс
reset (clear)	1	1	х	х	х	х	L	L
parallel load	h h	<b>†</b>	X X	X X	1	l h	L H	L *
count	h	1	h	h	h	х	count	*
hold (do nothing)	h h	X X	ı X	X	h h	X X	q <sub>n</sub>	* L

### Note to function table

 ${}^{\star}$  The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition


### GENERAL DESCRIPTION (Cont'd.)

A LOW level at the master reset input  $(\overline{MR})$  sets all four outputs of the flip-flops  $(\Omega_0$  to  $\Omega_3)$  to LOW level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for  $\overline{MR}$  are met). This action occurs regardless of the levels at  $\overline{PE}$ , CET and CEP inputs.

This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Qo. This pulse can be used to enable the next cascaded stage.

# 74HC/HCT162







Fig. 6 Typical timing sequence: reset outputs to zero; preset to BCD seven; count to eight, nine, zero, one, two and three; inhibit.



# 7

# Presettable Synchronous BCD Decade Counter

74HC/HCT162

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	DADAMETED	74HC								.,	WANESORMS	
STIMBOL PARAMETER	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		58 21 17	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 8	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		69 25 20	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CET to TC		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 9	
tW	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time MR, D <sub>n</sub> to CP	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Figs 10 and 11	
t <sub>su</sub>	set-up time PE to CP	135 27 23	39 14 11		170 34 29		205 41 35		ns	2.0 4.5 6.0	Fig. 10	
t <sub>su</sub>	set-up time CEP, CET to CP	175 35 30	58 21 17		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 12	
t <sub>h</sub>	hold time D <sub>n</sub> , PE, CEP, CET, MR to CP	0 0 0	-22 -8 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Figs 10, 11 and 12	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	19 57 68		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 8	

74HC/HCT162

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
MR	0.95
CP CEP	0.80 0.25

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.25
CET	1.05
PE	0.30

# **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Т			UNIT	Vaa	WAVEFORMS	
STWBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORWS		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to O <sub>n</sub>		24	43		54		65	ns	4.5	Fig. 8	
<sup>t</sup> PHL	propagation delay CP to TC		30	51		64		77	ns	4.5	Fig. 8	
<sup>t</sup> PLH	propagation delay CP to TC		22	45		56		68	ns	4.5	Fig. 8	
tPHL	propagation delay CET to TC		18	35		44		53	ns	4.5	Fig. 9	
tPLH	propagation delay CET to TC		12	24		30		36	ns	4.5	Fig. 9	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Figs 8 and 9	
t <sub>W</sub>	clock pulse width HIGH or LOW	31	7		39		47		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	20	9		25		30		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time PE to CP	35	16		44		53		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time CEP, CET to CP	40	23		50		60		ns	4.5	Fig. 12	
t <sub>su</sub>	set-up time MR to CP	20	12		25		30		ns	4.5	Fig. 11	
th	hold time D <sub>n</sub> , PE, CEP, CET, MR to CP	0	-10		0		0		ns	4.5	Figs 10, 11 and 12	
f <sub>max</sub>	maximum clock pulse frequency	17	29		14		11		MHz	4.5	Fig. 8	

# 74HC/HCT162

### **AC WAVEFORMS**




Fig. 8 Waveforms showing the clock (CP) to outputs ( $Q_n$ , TC) propagation delays, the clock pulse width, the cutput transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 10 Waveforms showing the set-up and hold times for the input  $(D_n)$  and parallel enable input  $(\overline{PE})$ .




Fig. 11 Waveforms showing the MR set-up and hold times.




Fig. 12 Waveforms showing the CEP and CET set-up and hold times

# Note to Figs 10, 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$  HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT163 Presettable Synchronous 4-Bit Binary Counter

**Product Specification** 

# **HCMOS Products**

### **FEATURES**

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Synchronous reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

# **GENERAL DESCRIPTION**

The 74HC/HCT163 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT163 are synchronous presettable binary counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs  $(Q_0 \text{ to } Q_3)$  of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs  $(D_0 \text{ to } D_3)$  to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

For the "163" the clear function is synchronous.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STMBUL	PARAMETER	CONDITIONS	нс	нст	UNII
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub> CP to TC CET to TC	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17 21 11	20 25 14	ns ns ns
f <sub>max</sub>	maximum clock frequency		51	50	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	33	35	pF

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}C$$
;  $t_r = t_f = 6 \, \text{ns}$ 

### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CI = output load capacitance in pF


VCC = supply voltage in V


 $f_0$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT163N: 16-pin plastic DIP; NJ1 package 74HC / HCT163D: 16-pin SO-16; DJ1 package







# 74HC/HCT163



### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	synchronous master reset (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3, 4, 5, 6	Do to D3	data inputs
7	CEP	count enable input
8	GND	ground (0 V)
9	PE	parallel enable input (active LOW)
10	CET	count enable carry input
14, 13, 12, 11	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
15	TC	terminal count output
16	Vcc	positive supply voltage

### **FUNCTION TABLE**

OPERATING MODE			INP	UTS			OUTP	OUTPUTS					
OPERATING MODE	MR	СР	CEP	CET	PE	D <sub>n</sub>	Q <sub>n</sub>	тс					
reset (clear)	í	1	х	х	х	Х	L	L					
parallel load	h h	<b>†</b>	X X	X X	1	l h	L H	L *					
count	h	1	h	h	h	х	count	*					
hold (do nothing)	h h	X X	I X	X	h h	×	q <sub>n</sub> q <sub>n</sub>	* L					

### Note to function table

\* The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I ≈ LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition


# GENERAL DESCRIPTION (Cont'd)

A LOW level at the master reset input ( $\overline{\text{MR}}$ ) sets all four outputs of the flip-flops ( $O_0$  to  $O_3$ ) to LOW level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for  $\overline{\text{MR}}$  are met). This action occurs regardless of the levels at  $\overline{\text{PE}}$ , CET and CEP inputs.

This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of  $\Omega_0$ . This pulse can be used to enable the next cascaded stage.

# 74HC/HCT163







Fig. 6 Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit.



74HC/HCT163

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS	
					74H	0					
SYMBOL	PARAMETER	+25			-40 to +85 -40 to			o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /	propagation delay CP to Q <sub>n</sub>		55 20 16	205 41 35		255 51 43		310 62 53	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to TC		69 25 20	215 43 37		270 54 46		320 65 55	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHL/	propagation delay CET to TC		36 13 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 9
tw	clock pulse width HIGH or LOW	90 18 15	17 6 5		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 8
t <sub>su</sub>	set-up time MR, D <sub>n</sub> to CP	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Figs 10 and 11
t <sub>su</sub>	set-up time PE to CP	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 10
t <sub>su</sub>	set-up time CEP, CET to CP	110 22 19	36 13 10		140 28 24		165 33 28		ns	2.0 4.5 6.0	Fig. 12
th	hold time D <sub>n</sub> , PE, CEP, CET, MR to CP	0 0 0	-14 -5 -4		0 0		0 0 0		ns	2.0 4.5 6.0	Figs 10, 11 and 12
f <sub>max</sub>	maximum clock pulse frequency	5 27 32	15 46 55		4 22 26		4 18 21		MHz	2.0 4.5 6.0	Fig. 8

74HC/HCT163

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
MR	0.95
CP	1.10
CEP	0.25

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.25
CET	0.75
PE	0.30

# **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

SYMBOL				-	T <sub>amb</sub> (	°C)					TEST CONDITIONS
	PARAMETER				74HC	Т			UNIT	Vac	WAVEFORMS
	PARAMETER	+25			-40 to +85		-40 to +125			V <sub>CC</sub>	WAVETONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		23	43		54		65	ns	4.5	Fig. 8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		29	49		61		74	ns	4.5	Fig. 8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CET to TC		17	35		44		53	ns	4.5	Fig. 9
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Figs 8 and 9
tw	clock pulse width HIGH or LOW	22	6		28		33		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time MR, D <sub>n</sub> to CP	20	8		25		30		ns	4.5	Figs 10 and 11
t <sub>su</sub>	set-up time PE to CP	20	11		25		30		ns ·	4.5	Fig. 10
t <sub>su</sub>	set-up time CEP, CET to CP	30	15		38		45		ns	4.5	Fig. 12
<sup>t</sup> h	hold time D <sub>n</sub> , PE, CEP, CET, MR to CP	0	-5		0		0		ns	4.5	Figs 10, 11 and 12
f <sub>max</sub>	maximum clock pulse frequency	26	45		21		17		MHz	4.5	Fig. 8

# 74HC/HCT163

### **AC WAVEFORMS**




Fig. 8 Waveforms showing the clock (CP) to outputs ( $Q_n$ , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 10 Waveforms showing the set-up and hold times for the input  $(D_n)$  and parallel enable input  $(\overline{PE})$ .




Fig. 11 Waveforms showing the  $\overline{\text{MR}}$  set-up and hold times.




Fig. 12 Waveforms showing the CEP and CET set-up and hold times.

# Note to Figs 10, 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC/HCT164 8-Bit Serial-In/Parallel-Out Shift Register

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Gated serial data inputs
- Asynchronous master reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

# **GENERAL DESCRIPTION**

The 74HC/HCT164 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT164 are 8-bit edgetriggered shift registers with serial data entry and an output from each of the eight stages.

Data is entered serially through one of two inputs (Dsa or Dsh); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into  $Q_0$ , which is the logical AND of the two data inputs (Dsa, Dsb) that existed one set-up time prior to the rising clock edge.

A LOW level on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STIVIBUL	FANAMETER	CONDITIONS	нс	ONT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay <u>CP</u> to Ω <sub>n</sub> <u>MR</u> to Ω <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12 11	14 16	ns ns
f <sub>max</sub>	maximum clock frequency		78	61	MHz
cı	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	40	40	pF

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 


# ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT164N: 16-pin plastic DIP; NJ1 package 74HC / HCT164D: 16-pin SO-16; DJ1 package

# PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2	D <sub>sa</sub> , D <sub>sb</sub>	data inputs
3, 4, 5, 6, 10, 11, 12, 13	Q <sub>0</sub> to Q <sub>7</sub>	outputs
7	GND	ground (0 V)
8	CP	clock input (LOW-to-HIGH, edge-triggered)
9	MR	master reset input (active LOW)
14	Vcc	positive supply voltage








# 8-Bit Serial-In/Parallel-Out Shift Register

# 74HC/HCT164



# **APPLICATIONS**

Serial data transfer

# **FUNCTION TABLE**

OPERATING MODES		INI	PUTS	OUTPUTS		
OFERATING MODES	MR	СР	D <sub>sa</sub>	D <sub>sb</sub>	$a_0$	Q <sub>1</sub> — Q <sub>7</sub>
reset (clear)	L	×	х	х	L	L — L
shift	H H H	† † †	l l h	l h l	L L H	q <sub>0</sub> — q <sub>6</sub> q <sub>0</sub> — q <sub>6</sub> q <sub>0</sub> — q <sub>6</sub> q <sub>0</sub> — q <sub>6</sub>


H = HIGH voltage level h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

= LOW voltage level

1 = LOW voltage level one set-up time prior to the LOW-to-HIGH

q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition

↑ = LOW-to-HIGH clock transition



# 8-Bit Serial-In/Parallel-Out Shift Register

74HC/HCT164

# DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL		74HC								.,	WANE FORMS
	PARAMETER	+25			-40 to +85 -40 to			o +125	UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		41 15 12	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR to O <sub>n</sub>		39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
tW	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
tw	master reset pulse width; LOW	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7
t <sub>rem</sub>	removal time MR to CP	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time D <sub>sa</sub> , D <sub>sb</sub> to CP	60 12 10	8 3 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
th	hold time D <sub>sa</sub> , D <sub>sb</sub> to CP	4 4 4	-6 -2 -2		4 4 4		4 4 4		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	23 71 85		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

# 7

# 8-Bit Serial-In/Parallel-Out Shift Register

# 74HC/HCT164

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\triangle 1_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle 1_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>sa</sub> , D <sub>sb</sub>	0.25
CP	0.60
MR	0.90

### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


SYMBOL	T <sub>amb</sub> (°C)									TEST CONDITIONS	
	PARAMETER		74HCT							V	WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		17	36		45		54	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		19	38		48		57	ns	4.5	Fig. 7
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
t₩	clock pulse width HIGH or LOW	18	7		23		27		ns	4.5	Fig. 6
t₩	master reset pulse width; LOW	18	7		23		27		ns	4.5	Fig. 7
<sup>t</sup> rem	removal time MR to CP	16	7		20		24		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time D <sub>sa</sub> , D <sub>sb</sub> to CP	12	6		15		18		ns	4.5	Fig. 8
th	hold time D <sub>sa,</sub> D <sub>sb</sub> to CP	4	-2		4		4		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	27	55		22		18		MHz	4.5	Fig. 6

# 8-Bit Serial-In/Parallel-Out Shift Register

# 74HC/HCT164

#### **AC WAVEFORMS**








Fig. 8 Waveforms showing the data set-up and hold times for  $\mathsf{D}_n$  inputs.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT165 8-Bit Parallel-In/Serial-Out Shift Register

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Asynchronous 8-bit parallel load
- Synchronous serial input
- Output capability: standard
- Icc category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT165 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs ( $\Omega_7$  and  $\overline{\Omega}_7$ ) available from the last stage. When the parallel load ( $\overline{PL}$ ) input is LOW, parallel data from the  $D_0$  to  $D_7$  inputs are loaded into the register asynchronously.

When  $\overline{PL}$  is HIGH, data enters the register serially at the  $D_S$  input and shifts one place to the right  $(Q_Q \rightarrow Q_1 \rightarrow Q_2,$  etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the  $Q_T$  output to the  $D_S$  input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable ( $\overline{CE}$ ) input. The pin assignment for the CP and  $\overline{CE}$  inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input  $\overline{CE}$  should only take place while CP HIGH for predictable operation. Also, the CP and  $\overline{CE}$  should be LOW before the LOW-to-HIGH transition of  $\overline{PL}$  to prevent shifting the data when  $\overline{PL}$  is released.

#### **APPLICATIONS**

Parallel-to-serial data conversion

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT			
STWIBUL	FANAMEIEN	CONDITIONS	нс	нст			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $CP$ to $\Omega_7$ , $\bar{\Omega}_7$ $\bar{PL}$ to $\Omega_7$ , $\bar{\Omega}_7$ $D_7$ to $\Omega_7$ , $\bar{\Omega}_7$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	16 15 11	14 17 11	ns ns ns		
f <sub>max</sub>	maximum clock frequency		56	48	MHz		
Cl	input capacitance		3.5	3.5	pF		
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	35	35	pF		

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT165N: 16-pin plastic DIP; NJ1 package 74HC / HCT165D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 7 9 2 8 10 11, 12, 13, 14, 3, 4, 5, 6	PL Q <sub>7</sub> Q <sub>7</sub> CP GND D <sub>8</sub> D <sub>0</sub> to D <sub>7</sub>	asynchronous parallel load input (active LOW) complementary output from the last stage serial output from the laşt stage clock input (LOW-to-HIGH edge-triggered) ground (0 V) serial data input parallel data inputs
15 16	CE VCC	clock enable input (active LOW) positive supply voltage

# 74HC/HCT165










#### **FUNCTION TABLE**

OPERATING MODES			INPL	JTS		Q <sub>n</sub> RE	GISTERS	OUTPUTS		
	PL	CE	СР	Ds	D <sub>0</sub> -D <sub>7</sub>	$\sigma_0$	Q <sub>1</sub> -Q <sub>6</sub>	Q <sub>7</sub>	<u>ā</u> 7	
parallel load	L L	X X	X X	X X	L H	L H	L - L H - H	L H	H	
serial shift	H	L L	<b>↑</b>	l h	X X	L H	q0-q5 q0-q5	96 96	16 16	
hold "do nothing"	н	Н	x	х	×	q0	q1-q6	97	97	

- H = HIGH voltage level
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
- L = LOW voltage level
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
- q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition
- X = don't care
- ↑ = LOW-to-HIGH clock transition



#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard ICC category: MSI

# 74HC/HCT165

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub>	(°C)				TEST CONDITIONS		
CVMDOL	DADAMETED				74H	С						
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay ĈĒ, CP to Q7, Q7		52 19 15	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>7</sub> , Q̄ <sub>7</sub>		50 18 14	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay D <sub>7</sub> to Q <sub>7</sub> , $\overline{Q}_7$		36 13 10	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
t₩	parallel load pulse width; LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> su	set-up time D <sub>S</sub> to CP, CE	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time PL to CP, CE	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> su(L)	set-up time CE to CP; CP to CE	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> h	hold time D <sub>s</sub> to CP, CE D <sub>n</sub> to PL	5 5 5	-3 -1 -1		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 9	
t <sub>h</sub>	hold time PL, CE to CP PL, CP to CE	35 7 6	-3 -1 -1		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig. 9	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	17 51 61		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6	

74HC/HCT165

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>0</sub> to D <sub>7</sub>	0.35
D <sub>s</sub>	0.35
CP	0.65
CE	0.65
PL	0.65

# 74HC/HCT165

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER				74H	T			UNIT	Vcc	WAVEFORMS	
STIVIBUL	PARAMETER	+25			-40 1	to +85	40 t	-40 to +125		VCC V	WAVEI ONIMO	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay $\overline{CE}$ , CP to $\Omega_7$ , $\overline{\Omega}_7$		17	34		43		51	ns	4.5	Fig. 6	
t <sub>PHL</sub> / tPLH	propagation delay $\overline{PL}$ to $\Omega_7$ , $\overline{\Omega}_7$		20	40		50		60	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $D_7$ to $Q_7$ , $\overline{Q}_7$		14	28		35		42	ns	4.5	Fig. 8	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	20	8		25		30		ns	4.5	Fig. 6	
t <sub>W</sub>	parallel load pulse width; LOW	20	9		25		30		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time D <sub>S</sub> to CP, CE	20	2		25		30		ns	4.5	Fig. 9	
t <sub>su</sub>	set-up time PL to CP, CE	20	8		25		30		ns	4.5	Fig. 7	
<sup>t</sup> su(L)	set-up time CE to CP; CP to CE	20	7		25		30		ns	4.5	Fig. 9	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20	10		25		30		ns	4.5	Fig. 10	
<sup>t</sup> h	hold time D <sub>s</sub> to CP, CE; D <sub>n</sub> to PL	7	-1		9		11		ns	4.5	Fig. 9	
t <sub>h</sub>	hold time PL, CE to CP; PL, CP to CE	0	-7		0		0		ns	4.5	Fig. 9	
f <sub>max</sub>	maximum clock pulse frequency	26	44		21		17		MHz	4.5	Fig. 6	

#### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock (CP) to output (Q7 or  $\overline{Q}$ 7) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.



- tPHL

PL INPUT

CP INPUT




Fig. 8 Waveforms showing the data input (D<sub>n</sub>) to output (Q<sub>7</sub> or  $\overline{Q}_7$ ) propagation delays when  $\overline{PL}$  is LOW.




Fig. 9 Waveforms showing the set-up and hold times from the serial data input  $(D_s)$  to the clock (CP), from the clock enable input  $(LOW \overline{CE})$  to the clock (CP) and from the clock enable input  $\overline{CE}$  to the clock (CP).




Fig. 10 Waveforms showing the set-up and hold times from the data inputs  $D_5$  and  $D_7$  to the parallel load input  $(\overline{PL})$ .

#### Note to Figs 6 and 7

The changing to output assumes internal  $\mathbf{Q}_{6}$  opposite state from  $\mathbf{Q}_{7}.$ 

#### Note to Fig. 9

CE may change only from HIGH-to-LOW while CP is LOW.

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT166 8-Bit Parallel-In/Serial-Out Shift Register

Product Specification

#### **HCMOS Products**

#### **FEATURES**

- Synchronous parallel-to-serial applications
- Synchronous serial data input for easy expansion
- · Clock enable for "do nothing" mode
- Asynchronous master reset
- For asynchronous parallel data load see "165"
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT166 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT166 are 8-bit shift registers which have a fully synchronous serial or parallel data entry selected by an active LOW parallel enable (PE) input. When PE is LOW one set-up time prior to the LOW-to-HIGH clock transition, parallel data is entered into the register. When PE is HIGH, data is entered into the internal bit position  $Q_0$  from serial data input (Ds), and the remaining bits are shifted one place to the right  $(Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) with each positivegoing clock transition.

This feature allows parallel-to-serial converter expansion by tying the  $\Omega_7$  output to the  $D_8$  input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable ( $\overline{CE}$ ) input. The pin assignment for the CP and  $\overline{CE}$  inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input  $\overline{CE}$  should only take place while CP is HIGH for predictable operation. A LOW on the master reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

0,44501	DADAMETED.	CONDITIONS	TYF	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII
tPHL/ tPLH	propagation delay <u>CP</u> to Q <sub>7</sub> <u>MR</u> to Q <sub>7</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 14 63	20 19 50	ns ns MHz
fmax	maximum clock frequency		63	50	IVITIZ
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	41	41	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz CL = output load capacitance in pF

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT166N: 16-pin plastic DIP; NJ1 package 74HC / HCT166D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Ds	serial data input
2, 3, 4, 5, 10, 11, 12, 14	D <sub>0</sub> to D <sub>7</sub>	parallel data inputs
6	CE	clock enable input (active LOW)
7	CP	clock input (LOW-to-HIGH edge-triggered)
8	GND	ground (0 V)
9	MR	asynchronous master reset input (active LOW)
13	Ω <sub>7</sub>	serial output from the last stage
15	PE	parallel enable input (active LOW)
16	Vcc	positive supply voltage

# 74HC/HCT166









# 8-Bit Parallel-In/Serial-Out Shift Register

# 74HC/HCT166

#### **FUNCTION TABLE**

OPERATING MODES		-	NPL	JTS		Q <sub>n</sub> R	EGISTER	OUTPUT	
OPERATING WIDDES	PE	CE	СР	Ds	D <sub>0</sub> -D <sub>7</sub>	$\sigma^0$	Q <sub>1</sub> -Q <sub>6</sub>	Q <sub>7</sub>	
parallel load	1	1	<b>↑</b>	X X	l -1 h -h	L H	L - L H - H	L H	
serial shift	h h	!	<b>↑</b>	l h	X - X X - X	L H	q0- q5 q0- q5	96 96	
hold "do nothing"	х	h	х	x	X - X	90	q1 - q6	97	

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level


- I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
- q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition



# 74HC/HCT166



# 8-Bit Parallel-In/Serial-Out Shift Register

# 74HC/HCT166

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
ovano.	0.0				74HC	;	UNIT	,,	MANEEODAG			
SYMBOL	PARAMETER		+25		-40 to +85 -40 to +1			o +125	UNII	V <sub>CC</sub>		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>7</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL	propagation delay MR to Q7		47 17 14	160 32 27		200 40 34		240 48 44	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	
t₩	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
tw	master reset pulse width	100 20 17	25 9 7		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> rem	removal time MR to CP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> , CE to CP	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time PE to CP	100 20 17	33 12 10		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> , CE to CP	2 2 2	-8 -3 -2		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig. 8	
th	hold time PE to CP	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 9	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	19 57 68		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 7	

74HC/HCT166

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>0</sub> to D <sub>7</sub> D <sub>8</sub> CP CE MR	0.35 0.35 0.80 0.80 0.40 0.60

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					τ <sub>amb</sub> (	°C)				TEST CONDITIONS		
	PARAMETER				74HC	т			UNIT	V	WAVEFORMS	
SYMBOL			+25		<b>-40</b> 1	-40 to +85 -40 to			UNII	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>7</sub>		23	40		50		60	ns	4.5	Fig. 7	
<sup>t</sup> PHL	propagation delay MR to Q7		22	45		56		68	ns	4.5	Fig. 8	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 7	
tW	clock pulse width HIGH or LOW	20	9		25		30		ns	4.5	Fig. 7	
tW	master reset pulse width	25	11		31		38		ns	4.5	Fig. 8	
t <sub>rem</sub>	removal time MR to CP	0	-7		0		0		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> , CE to CP	16	8		20		24		ns	4.5	Fig. 9	
t <sub>su</sub>	set-up time PE to CP	30	15		38		45		ns	4.5	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> , CE to CP	0	6		0		0		ns	4.5	Fig. 9	
th	hold time PE to CP	0	-13	/	0		Ó		ns	4.5	Fig. 9	
f <sub>max</sub>	maximum clock pulse width	25	45		20		17		MHz	4.5	Fig. 7	

# 8-Bit Parallel-In/Serial-Out Shift Register

# 74HC/HCT166

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the clock (CP) to output (Q7) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 8 Waveforms showing the master reset ( $\overline{MR}$ ) pulse width, the master reset to output ( $O_7$ ) propagation delay and the master reset to clock (CP) removal time.




Fig. 9 Waveforms showing the set-up and hold times from the serial data input  $(D_s)$ , the data inputs  $(D_n)$ , the clock enable input  $(LOW\ \overline{CE})$ , the clock enable input  $\overline{CE}$  and the parallel enable input to the clock (CP).

#### Note to Fig. 7

The changing to output assumes internal  $\Omega_6$  opposite state from  $\Omega_7$ .

#### Note to Figs 7, 8 and 9

The number of clock pulses required between the tpLH and tpHL measurements can be determined from the function table.

#### Note to Fig. 9

CE may change only from HIGH-to-LOW while CP is LOW.

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **Signetics**

# **74HC/HCT173**Quad D-Type Flip-Flop

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Gated input enable for hold (do noting) mode
- Gated output enable control
- Edge-triggered D-type register
- Asynchronous master reset
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (Q<sub>0</sub> to Q<sub>3</sub>) and master reset (MR).

When the two data enable inputs ( $E_1$  and  $E_2$ ) are LOW, the data on the  $D_n$  inputs is loaded into the register synchronously with the LOW-to-HIGH clock (CP) transition. When one or both  $E_n$  inputs are HIGH one set-up time prior to the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and clock enable inputs are fully edge-triggered and must be stable only one set-up time prior to the LOW-to-HIGH clock transition.

The master reset input (MR) is an active HIGH asynchronous input. When MR is HIGH, all four flip-flops are reset (cleared) independently of any other input condition.

The 3-state output buffers are controlled by a 2-input NOR gate. When both output enable inputs ( $\overline{OE}_1$  and  $\overline{OE}_2$ ) are LOW, the data in the register is presented to the  $Q_n$  outputs. When one or both  $\overline{OE}_n$  inputs are HIGH, the outputs are forced to a high impedance OFF-state. The 3-state output buffers are completely independent of the register operation; the  $\overline{OE}_n$  transition does not affect the clock and reset operations.

OVANDO!	DADAMETER	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст		
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	23 19	22 18	ns ns	
f <sub>max</sub>	maximum clock frequency		53	51	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	25	32	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT173N: 16-pin plastic DIP; NJ1 package 74HC / HCT173D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2 3, 4, 5, 6	$\overline{OE}_1$ , $\overline{OE}_2$ $Q_0$ to $Q_3$	output enable input (active LOW) 3-state flip-flop outputs
7 8 9. 10	CP GND E <sub>1</sub> , E <sub>2</sub>	clock input (LOW-to-HIGH, edge-triggered) ground (0 V) data enable inputs (active LOW)
14, 13, 12, 11 15 16	D <sub>0</sub> to D <sub>3</sub> MR VCC	data inputs asynchronous master reset (active HIGH) positive supply voltage


# 7/

# Quad D-Type Flip-Flop

# 74HC/HCT173








# Quad D-Type Flip-Flop

# 74HC/HCT173



#### **FUNCTION TABLE**

DECISTED OPERATING MODES		1	OUTPUTS			
REGISTER OPERATING MODES	MR	СР	Ē1	Ē <sub>2</sub>	D <sub>n</sub>	Q <sub>n</sub> (register)
reset (clear)	н	х	Х	х	X	L
parallel load	L: L	<b>↑</b>	 	1	l h	L H
hold (no change)	L L	X	h X	X h	X X	q <sub>n</sub> q <sub>n</sub>

3-STATE BUFFER	INPL	OUTPUTS					
OPERATING MODES	Q <sub>n</sub> (register)	ŌĒ <sub>1</sub>	ŌĒ <sub>2</sub>	$\sigma^0$	01	$\mathbf{q}_2$	$\sigma^3$
read	L H	<b>11</b>	L L	L H	L	L H	L H
disabled	X X	H X	X H	Z Z	Z Z	Z Z	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


q = lower case letters indicate the state of the referenced input (or output)

one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition



# Quad D-Type Flip-Flop

# 74HC/HCT173

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL	PARAMETER				74H0	3			UNIT	V	WAVEFORMS
STIMBOL	PARAMETER		+25		-40 t	to +85	-40 to	o +1 <b>25</b>	UNIT	V <sub>CC</sub>	WAVEFORWIS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		74 27 22	225 45 38		280 56 48		340 68 58	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		61 22 19	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PZH <sup>/</sup>	3-state output enable time $\overline{\text{OE}}_{\text{n}}$ to $\Omega_{\text{n}}$		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{\text{OE}}_{\text{n}}$ to $\Omega_{\text{n}}$		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	90 18 15	30 11 9		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	master reset pulse width; HIGH	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time MR to CP	75 15 13	-8 -3 -2		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time E <sub>n</sub> to CP	100 20 17	33 12 10		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 9
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
t <sub>h</sub>	hold time E <sub>n</sub> to CP	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 9
t <sub>h</sub>	hold time D <sub>n</sub> to CP	0 0 0	-11 -4 -3	,	0		0 0 0		ns	2.0 4.5 6.0	Fig. 9
f <sub>max</sub>	maximum clock pulse frequency	5.4 27 32	16 48 57		4.4 22 26		3.6 18 21		MHz	2.0 4.5 6.0	Fig. 6

# 74HC/HCT173

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
OE <sub>1</sub> , OE <sub>2</sub>	1.00
MR, CP	0.50
E <sub>1</sub> , E <sub>2</sub>	0.25
D <sub>n</sub>	0.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)		TEST CONDITIONS			
CVMDOL	DADAMETED				74HC	т			UNIT	V	WAVEFORMS
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNII	V <sub>CC</sub>	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		26	43		54		65	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		21	35		44		53	ns	4.5	Fig. 7
t <sub>PZH</sub> /	3-state output enable time $\overline{OE}_n$ to $\Omega_n$		17	35		44		53	ns	4.5	Fig. 8
t <sub>PHZ</sub> /	3-state output disable time $\overline{OE}_n$ to $\Omega_n$		18	30		38		45	ņs	4.5	Fig. 8
tTHL/ tTLH	output transition time		5	12		15		19	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	20	11		25		30		ns	4.5	Fig. 6
t <sub>W</sub>	master reset pulse width; HIGH	15	4		19		22		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time MR to CP	15	1		19		22		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time E <sub>n</sub> to CP	30	16		38		45		ns	4.5	Fig. 9
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	25	10		31		38		ns	4.5	Fig. 9
t <sub>h</sub>	hold time E <sub>n</sub> to CP	0	-15		0		0		ns	4.5	Fig. 9
<sup>t</sup> h .	hold time D <sub>n</sub> to CP	0	7		0		0		ns	4.5	Fig. 9
f <sub>max</sub>	maximum clock pulse frequency	25	46		20		17		MHz	4.5	Fig. 6

# Ę

# Quad D-Type Flip-Flop

# 74HC/HCT173

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock (CP) to output  $(\Omega_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the master reset (MR) pulse width, the master reset to output  $(Q_{\rm n})$  propagation delays and the master reset to clock (CP) removal time.




Fig. 8 Waveforms showing the 3-state enable and disable




Fig. 9 Waveforms showing the data set-up and hold times from input ( $\overline{E}_{n}$ ,  $D_{n}$ ) to clock (CP).

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

#### Note to Fig. 9

The shaded areas indicate when the input is permitted to change for predictable output performance.

# **Signetics**

# 74HC/HCT174 Hex D-Type Flip-Flop with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Six edge-triggered D-type flip-flops
- Asynchronous master reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT174 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT174 have six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset ( $\overline{\rm MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flio-flop.

A LOW level on the  $\overline{MR}$  input forces all outputs LOW, independently of clock or data inputs.

The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements.

0.44501	CYMPOL BADAMETED		TYP	UNIŤ		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	CIVII	
t <sub>PHL</sub> /	propagation delay <u>CP</u> to Ω <sub>n</sub> <u>MR</u> to Ω <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17 13	18 17	ns ns	
f <sub>max</sub>	maximum clock frequency		99	69	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	17	17	pF	

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}\text{C}$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>1</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} = 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT174N: 16-pin plastic DIP; NJ1 package 74HC / HCT174D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

)
red)

# Hex D-Type Flip-Flop with Reset

# 74HC/HCT174





# 3 4 6 11 13 14 D0 D1 D2 D3 D4 D5 PO MR Q0 Q1 Q2 Q3 Q4 Q5 | | | | | | | | | 7293657 2 5 7 10 12 15

#### **FUNCTION TABLE**

OPERATING MODES		INPUTS	OUTPUTS	
OPERATING MODES	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
reset (clear)	L	x	x	L
load "1"	Н	1	h	Н
load "0"	Н	1	1	L

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition





# Hex D-Type Flip-Flop with Reset

# 74HC/HCT174

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r$  =  $t_f$  = 6 ns;  $C_L$  = 50 pF

				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL	DADAMETED				74H	2				.,	MANECORMS
STIMBUL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		55 20 16	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	master reset pulse width; HIGH	80 16 14	12 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
t <sub>rem</sub>	removal time MR to CP	5 5 5	-11 -4 -3		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	6 2 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
th	hold time D <sub>n</sub> to CP	3 3 3	-6 -2 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	30 90 107		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

# Hex D-Type Flip-Flop with Reset

# 74HC/HCT174

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub> CP	0.25 1.30
MR	1.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				-	r <sub>amb</sub> (	°C)				TEST CONDITIONS		
OVMBOL	DADAMETED		74HCT									
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		21	35		44		53	ns	4.5	Fig. 6	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		20	35		44		53	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 6	
t <sub>W</sub>	master reset pulse width; HIGH	20	7		25		30		ns	4.5	Fig. 7	
t <sub>rem</sub>	removal time MR to CP	12	-3		15		18		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	4		20		24		ns	4.5	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5	-3		5		5		ns	4.5	Fig. 8	
f <sub>max</sub>	maximum clock pulse frequency	30	63		24		20		MHz	4.5	Fig. 6	

# Hex D-Type Flip-Flop with Reset

# 74HC/HCT174

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock (CP) to output  $(\mathbf{Q_n})$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n)$  propagation delays and the master reset to clock (CP) removal time.




Fig. 8 Waveforms showing the data set-up and hold times for the data input  $(D_{\mbox{\scriptsize n}})$ .

#### Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT175 Quad D-Type Flip-Flop with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Four edge-triggered D flip-flops
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT175 have four edgetriggered, D-type flip-flops with individual D inputs and both Q and  $\overline{Q}$ outputs.

The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output  $(Q_n)$  of the flip-flop.

All Qn outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STMBOL	PANAMETER	CONDITIONS	нс	нст	UNIT
<sup>t</sup> PHL <sup>t</sup> PLH	propagation delay CP to $\Omega_p$ , $\overline{\Omega}_n$ MR to $\Omega_n$ CP to $\Omega_n$ , $\overline{\Omega}_n$ MR to $\overline{\Omega}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17 15 17 15	16 19 16 16	ns ns ns ns
f <sub>max</sub>	maximum clock frequency		83	54	MHz
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	32	34	pF

GND = 0 V;  $T_{amb} = 25 \,^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz C<sub>1</sub> = output load capacitance in pF

 $f_0$  = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_1 = GND$  to VCC - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT175N: 16-pin plastic DIP; NJ1 package 74HC / HCT175D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2, 7, 10, 15 3, 6, 11, 14 4, 5, 12, 13 8 9	MR Q <sub>0</sub> to Q <sub>3</sub> Q̄ <sub>0</sub> to Q̄ <sub>3</sub> D̄ <sub>0</sub> to D̄ <sub>3</sub> GND CP VCC	master reset input (active LOW) flip-flop outputs complementary flip-flop outputs data inputs ground (0 V) clock input (LOW-to-HIGH, edge-triggered) positive supply voltage


# Quad D-Type Flip-Flop with Reset

# 74HC/HCT175









#### **FUNCTION TABLE**

OPERATING MODES	,	INPUTS	OUTPUTS		
OPERATING MODES	MR	СР	Dn	Ωn	$\overline{\mathbf{Q}}_{\mathbf{n}}$
reset (clear)	L	х	×	L	Н
load "1"	н	1	h	Н	L
load "0"	н	1	ı	L	Н

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

= LOW voltage level one set-up time prior to the

LOW-to-HIGH CP transition

↑ = LOW-to-HIGH CP transition

X = don't care



# Quad D-Type Flip-Flop with Reset

#### 74HC/HCT175

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	т <sub>ать</sub> (	°C)					TEST CONDITIONS	
	DADAMETER		74HC							V	WAVEFORMS	
SYMBOL	PARAMETER		+25		<b>-40</b> 1	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay CP to $\Omega_n$ , $\overline{\Omega}_n$		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay MR to Q <sub>n</sub> , Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
tW	master reset pulse width LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> rem	removal time MR to CP	5 5 5	-33 -12 -10		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	80 16 14	3 1 1		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>h</sub>	hold time CP to D <sub>n</sub>	5 5 5	0 0 0		5 5 5		5 5 5	,	ns	2.0 4.5 6.0	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	25 75 89		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6	

# Quad D-Type Flip-Flop with Reset

# 74HC/HCT175

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
MR	1.00
CP	0.60
Dn	0.40

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)					TEST CONDITIONS
	DADAMETER	74HCT							UNIT	٧٥٥	WAVEFORMS
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to $Q_n$ , $\overline{Q}_n$		19	33		41		50	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		22	38		48		57	ns	4.5	Fig. 8
<sup>t</sup> PLH	propagation delay MR to Qn		19	35		44		53	ns	4.5	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
t₩	clock pulse width HIGH or LOW	20	12		25		30		ns	4.5	Fig. 6
<sup>t</sup> W	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig. 8
t <sub>rem</sub>	removal time MR to CP	5	-1C		5		5		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	5		20		24		ns	4.5	Fig. 7
th	hold time CP to D <sub>n</sub>	5	0		5		5		ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency	25	49		20		17		MHz	4.5	Fig. 6

# Quad D-Type Flip-Flop with Reset

# 74HC/HCT175

#### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock (CP) to outputs ( $\Omega_n$ ,  $\overline{\Omega}_n$ ) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.






Fig. 8 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to outputs  $(Q_n, \overline{Q}_n)$  propagation delays and the master reset to clock (CP) removal time.

#### Note to AC waveforms

performance.

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# **74HC/HCT181**4-Bit Arithmetic Logic Unit

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Full carry look-ahead for high-speed arithmetic operation on long words
- Provides 16 arithmetic operations: add, subtract, compare, double, plus 12 others
- Provides all 16 logic operations of two variables:
   EXCLUSIVE-OR, compare, AND, NAND, NOR, OR plus 10 other logic operations
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

(continued on next page)

The 74HC/HCT181 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The 74HC/HCT181 are 4-bit high-speed

The 74HC/HCT181 are 4-bit high-speed parallel Arithmetic Logic Units (ALU). Controlled by the four function select inputs (S<sub>0</sub> to S<sub>3</sub>) and the mode control inputs (M), they can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands (see function table).

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STWBOL	FARAMETER	CONDITIONS	нс	нст	ONLI
tPHL/ tPLH	propagation delay $\overline{A}_n$ or $\overline{B}_n$ to $A=B$ $C_n$ to $C_{n+4}$ $\overline{A}_n$ or $\overline{B}_n$ to $\overline{G}$ , $\overline{P}$ , $\overline{F}$ , $C_{n+4}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	34 14 17	36 16 19	ns ns
Cl	input capacitance		3.5	3.5	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT181N: 24-pin plastic DIP; NN3 package 74HC / HCT181D: 24-pin SOL-24; DN2 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 22, 20, 18 2, 23, 21, 19	$\overline{B}_0$ to $\overline{B}_3$ $\overline{A}_0$ to $\overline{A}_3$	operand inputs (active LOW) operand inputs (active LOW)
6, 5, 4, 3	S <sub>0</sub> to S <sub>3</sub>	select inputs
7	C <sub>n</sub>	carry input mode control input
9, 10, 11, 13	F <sub>0</sub> to F <sub>3</sub>	function outputs (active LOW)
12	GND A=B	ground (0 V) comparator output
15	P	carry propagate output (active LOW)
16 17	C <sub>n+4</sub>	carry output carry generate output (active LOW)
24	Vcc	positive supply voltage

# Ę

# 4-Bit Arithmetic Logic Unit

### 74HC/HCT181

#### GENERAL DESCRIPTION (Cont'd)

When the mode control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When M is LOW, the carries are enabled and the "181" performs arithmetic operations on the two 4-bit words. The "181" incorporates full internal carry look-ahead and provides for either ripple carry between devices using the Cn+4 output, or for carry look-ahead between packages using the carry propagation (P) and carry generate (G) signals. P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the carry output (Cn+4) signal to the carry input (Cn) of the next unit.

For high-speed operation the device is used in conjunction with the "182" carry look-ahead circuit. One carry look-ahead package is required for each group of four "181" devices. Carry look-ahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The comparator output (A=B) of the device goes HIGH when all four function outputs ( $F_0$  to  $F_3$ ) are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. A=B is an open drain output and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The A=B signal can also be used with the  $C_{n+4}$  signal to indicate A>B and A<B.

The function table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no under-flow and no carry is generated when there is underflow.

As indicated, the "181" can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands.

#### **FUNCTION TABLES**

MOE	E SELI	ECT IN	PUTS	ACTIVE HIGH	I INPUTS AND OUTPUTS
S <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	LOGIC (M=H)	ARITHMETIC** (M≈L; C <sub>n</sub> =H)
L L L	L	L H H	L H L H	Ā Ā + B ĀB logical 0	A A + B A + B minus 1
L L L	H H H	L H H	L H L	AB B A⊕B AB	A plus $A\overline{B}$ (A + B) plus $A\overline{B}$ A minus B minus 1 AB minus 1
Н Н Н	L L L	L H H	L H L H	Ä + B A ⊕ B B AB	A plus AB A plus B (A + B) plus AB AB minus 1
Н Н Н	H H H	L H H	L H L H	logical 1 A + <del>B</del> A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1

MOD	MODE SELECT INPUTS			ACTIVE LOW	INPUTS AND OUTPUTS
\$3	s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	LOGIC (M=H)	ARITHMETIC** (M=L; C <sub>n</sub> =L)
L L L	L L L	L L H	L H L H	Ā ĀB Ā + B logical 1	A minus 1 AB minus 1 AB minus 1 minus 1
L L L	H H H	L H H	L H L H	$ \begin{array}{c} \overline{A} + \overline{B} \\ \overline{B} \\ \overline{A} \oplus \overline{B} \\ \overline{A} + \overline{B} \end{array} $	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 A + $\overline{B}$
H H H	L L L	L L H	L H L	ĀB A ⊕ B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B
H H H	H H H	L L H	L H L H	logical 0 AB AB A	A plus A* AB plus A AB plus A AAB AB AB AB

#### Notes to function tables

- \* Each bit is shifted to the next more significant position.
- \*\* Arithmetic operations expressed in 2s complement notation.

H = HIGH voltage level

L = LOW voltage level

# Sianetics

# 74HC/HCT182 **Look-Ahead Carry** Generator

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Provides carry look-ahead across a group of four ALU's
- Multi-level look-ahead for high-speed arithmetic operation over long word
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT182 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT182 carry look-ahead generators accept up to four pairs of active LOW carry propagate (Po, P1, P2, P3) and carry generate (G0, G1, G2, G3) signals and an active HIGH carry input (Cn). The devices provide anticipated active HIGH carries (C<sub>n+x</sub>, C<sub>n+y</sub>, C<sub>n+z</sub>) across four groups of binary adders.

The "182" also has active LOW carry propagate (P) and carry generate (G) outputs which may be used for further levels of look-ahead.

The logic equations provided at the outputs are:

 $= \overline{P_3P_2P_1P_0}$ 

$$\begin{aligned} &C_{n+x} = G_0 + P_0 C_n \\ &C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n \\ &C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n \\ &\overline{G} = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \end{aligned}$$

The "182" can also be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry look-ahead generator are identical in both cases.

#### TYPICAL CONDITIONS UNIT SYMBOL **PARAMETER** HC **HCT** propagation delay tpHI/ Pn to P ns 11 $C_L = 15 pF$ $\frac{C_n}{P_n}$ to any output $\frac{C_n}{P_n}$ or $\frac{C_n}{C_n}$ <sup>t</sup>PLH 17 21 ns $V_{CC} = 5V$ to any output 14 ns $C_1$ 35 3.5 pF input capacitance power dissipation рF notes 1 and 2 50 50 CPD capacitance per package

GND = 0 V; 
$$T_{amb} = 25$$
 °C;  $t_r = t_f = 6$  ns **Notes**

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz

 $C_L$  = output load capacitance in pF  $V_{CC}$  = supply voltage in V fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 2. For HC the condition is  $V_1 = GND$  to VCCFor HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT182N: 16-pin plastic DIP; NJ1 package 74HC / HCT182D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 1, 14, 5 4, 2, 15, 6 7	$\overline{G}_0$ to $\overline{G}_3$ $\overline{P}_0$ to $\overline{P}_3$ $\overline{P}$	carry generate inputs (active LOW) carry propagate inputs (active LOW) carry propagate output (active LOW)
8	GND	ground (0 V)
9	C <sub>n+z</sub> <del>G</del>	function output carry generate output (active LOW)
11	C <sub>n+v</sub>	function output
12	C <sub>n+x</sub>	function output
13	C <sub>n</sub>	carry input (active HIGH)
16	Vcc	positive supply voltage


# Look-Ahead Carry Generator


# 74HC/HCT182











# **Look-Ahead Carry Generator**

74HC/HCT182

#### **FUNCTION TABLE**

INPUTS								OUTPUTS					
Cn	$\overline{G}_{0}$	P <sub>0</sub>	Ğ₁	P <sub>1</sub>	$\overline{G}_2$	₽ <sub>2</sub>	$\overline{G}_3$	₽ <sub>3.</sub>	C <sub>n+x</sub>	C <sub>n+y</sub>	C <sub>n+z</sub>	G	P
X X H	H L X	H X X L				:			L H H				
X X X X	X H H X L	X H X X L	H H L X	H X X X L L						L L H H H			
X X L	X X H	X X H X	Х Н Н	X H X	H H H	H X X X					L L L		
X X H	X X L X	X X L	X X X	X L L	L X X	X L L					H H H		
	X X H		X H H	X H X	X H H	X H X	H H H	H X X				H H H	
	X X X L		X X L X	X X L	X L X	X L L	X X X	X L L				L L L	
		H X X L		X H X L		X X H X L		X X X H L					H H H L

H = HIGH voltage level L = LOW voltage level X = don't care

# Look-Ahead Carry Generator

# 74HC/HCT182

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS		
			74HC							.,		
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		ı		
tPHL/ tPLH	propagation delay P <sub>n</sub> to P		30 14 11	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay C <sub>n</sub> to any output		55 20 16	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay P <sub>n</sub> or G <sub>n</sub> to G		47 17 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay P <sub>n</sub> or G <sub>n</sub> to C <sub>n+n</sub>		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\overline{\underline{G}}_0, \overline{G}_1, \overline{P}_0, \overline{P}_1, \overline{P}_2$	1.50 0.30
G <sub>3</sub> G <sub>2</sub> , P <sub>3</sub> , C <sub>n</sub>	1.25


#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					Tamb	(°C)				TEST CONDITIONS		
SYMBOL	PARAMETER		74HCT								γ	
STWIBUL	FANAMETER		+ 25	5	-40	to +85	-40 t	o +125	UNIT	VCC	WAVEFORMS	
	min.	typ.	max.	min.	max.	min.	max.					
tPHL/ tPLH	propagation delay Pn to P		17	31		39		47	ns	4.5	Fig. 6	
tPHL/ tPLH	propagation delay C <sub>n</sub> to any output		25	45		56		68	ns	4.5	Fig. 6	
tPHL/ tPLH	propagation delay P <sub>n</sub> or G <sub>n</sub> to G		20	38		48		57	ns	4.5	Fig. 6	
tPHL/ tPLH	propagation delay P <sub>n</sub> or G <sub>n</sub> to C <sub>n+n</sub>		19	34		43		51	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	

#### **AC WAVEFORMS**

transition times.



any output propagation delays and the output

Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# **74HC/HCT190**Presettable Synchronous BCD Decade Up/Down Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- Single up/down control input
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT190 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT190 are asynchronous y presettable up/down BCD decade counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs (D $_0$  to D $_3$ ) is loaded into the counter and appears on the outputs when the parallel load ( $\overline{PL}$ ) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable ( $\overline{\text{CE}}$ ) input. When  $\overline{\text{CE}}$  is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down ( $\overline{\text{U}}/\text{D}$ ) input signal determines the direction of counting as indicated in the function table. The  $\overline{\text{CE}}$  input may go LOW when the clock is in either state, however, the LOW-to-HIGH  $\overline{\text{CE}}$  transition must occur only when the clock is HIGH. Also, the  $\overline{\text{U}}/\text{D}$  input should be changed only when either  $\overline{\text{CE}}$  or  $\overline{\text{CP}}$  is HIGH.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIMBUL	PARAMETER	CONDITIONS	нс	нст	UNII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	22	24	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	28	30	MHz	
Cı	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	36	38	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz C<sub>I</sub> = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>


# For HCT the condition is $V_I = GND$ to $V_{CC}^{CC} - 1.5 \text{ V}$ ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT190N: 16-pin plastic DIP; NJ1 package 74HC / HCT190D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
4	CE	count enable input (active LOW)
5	Ū/D	up/down input
8	GND	ground (0 V)
11	PL	parallel load input (active LOW)
12	TC	terminal count output
13	RC	ripple clock output (active LOW)
14	CP	clock input (LOW-to-HIGH, edge triggered)
15, 1, 10, 9	D <sub>0</sub> to D <sub>3</sub>	data inputs
16	Vcc	positive supply voltage

74HC/HCT190







#### GENERAL DESCRIPTION (Cont'd)


Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "9" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until U/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig. 5, each  $\overline{RC}$  output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig. 6 shows a method of causing state changes to occur simultaneously in all stages. The  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the  $\overline{RC}$  output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig. 7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the  $\overline{\text{CE}}$  input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own  $\overline{\text{CE}}$  signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

74HC/HCT190



#### **FUNCTION TABLE**

OREDATING MODE			OUTPUTS			
OPERATING MODE	PL	Ū/D	CE	СР	Dn	Q <sub>n</sub>
parallel load	L L	X X	X X	X X	L H	L H
count up	н	L	1	1	x	count up
count down	н	Н	ı	1	х	count down
hold (do nothing)	н	х	н	х	х	no change

#### TC AND RC FUNCTION TABLE

	INPUTS		TER	MINAL	OUTPUTS			
Ū/D	CE	СР	<b>a</b> 0	Ω <sub>1</sub>	$a_2$	$\sigma_3$	TC	RC
H L L H H	H H H H	X X X X	H H L L	X X L L	X X X L L	H H L L	L H \_ L H \_	H H J H H J

H = HIGH voltage level

L = LOW voltage level

= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


X = don't care


↑ = LOW-to-HIGH CP transition


TLT = one LOW level pulse

= TC goes LOW on a LOW-to-HIGH CP transition


# 74HC/HCT190








# 74HC/HCT190





74HC/HCT190

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	Г <sub>ать</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER				74H	С			UNIT	Van	WAVEFORMS	
STWIDUL	FANAMEIEN	+25			-40	to +85	-40 to	+125	ONIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>	,	72 26 21	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 10	
t <sub>PHL</sub> /	propagation delay CP to TC		83 30 24	255 51 43		320 64 54		395 77 65	ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to RC		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 11	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CE to RC		33 12 10	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig. 11	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 12	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>n</sub>		63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 13	
tPHL/ tPLH	propagation delay U/D to TC		44 16 13	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 14	
tPHL/	propagation delay Ū/D to RC		50 18 14	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 14	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 15	
t <sub>W</sub>	clock pulse width HIGH or LOW	155 31 26	28 10 8		195 39 33		235 47 40		ns	2.0 4.5 6.0	Fig. 10	
tw	count enable pulse width LOW	125 25 21			155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 11	
t <sub>W</sub>	parallel load pulse width LOW	100 20 17	25 9 7		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 15	
t <sub>rem</sub>	removal time PL to CP	35 7 6	8 3 2		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig. 15	

#### 7

# Presettable Synchronous BCD Decade Up/Down Counter

# 74HC/HCT190

#### AC CHARACTERISTICS FOR 74HC (Continued)

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	С	UNIT	V	WAVEFORMS			
STINIBUL	PARAWETER		+25		<b>-40</b>	to +85	-40 to	o +125	ONT	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>su</sub>	set-up time Ū/D to CP	205 41 35	61 22 18		255 51 43		310 62 53		ns	2.0 4.5 6.0	Fig. 17	
t <sub>Su</sub>	set-up time D <sub>n</sub> to PL	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 16	
t <sub>su</sub>	set-up time CE to CP	140 28 24	39 14 11		175 35 30		210 42 36		ns	2.0 4.5 6.0	Fig. 17	
t <sub>h</sub>	hold time Ū/D to CP	0 0 0	-44 -16 -13		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 17	
t <sub>h</sub>	hold time D <sub>n</sub> to PL	0 0 0	-14 -5 -4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 16	
th	hold time CE to CP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 17	
f <sub>max</sub>	maximum clock pulse frequency	3.0 15 18	8.3 25 30		2.4 12 14		2.0 10 12		MHz	2.0 4.5 6.0	Fig. 10	

74HC/HCT190

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.5
CP	0.65
Ū/D	1.15
CE. PL	1.5

# 74HC/HCT190

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т	,		UNIT	vcc	WAVEFORMS	
STWIDOL	FANAMETER	+25		-40 to +85		-40 to +125			V	MATE STIME		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Ω <sub>n</sub>		28	48		60		72	ns	4.5	Fig. 10	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to TC		34	58		73		87	ns	4.5	Fig. 10	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to RC		20	35		44		53	ns	4.5	Fig. 11	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CE to RC		18	33		41		50	ns	4.5	Fig. 11	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		24	44		55		66	ns	4.5	Fig. 12	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>n</sub>		29	49		61		74	ns	4.5	Fig. 13	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay Ū/D to TC		24	45		56		68	ns	4.5	Fig. 14	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ū/D to RC		26	45		56		68	ns	4.5	Fig. 14	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 15	
tw	clock pulse width HIGH or LOW	31	10		39		47		ns	4.5	Fig. 10	
tW	count enable pulse width LOW	25			31		38		ns	4.5	Fig. 11	
tW	parallel load pulse width LOW	22	12		28		33		ns	4.5	Fig. 15	
t <sub>rem</sub>	removal time PL to CP	7	1		9		11		ns	4.5	Fig. 15	
t <sub>su</sub>	set-up time Ū/D to CP	42	25		53		63		ns	4.5	Fig. 17	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20	10		25		30		ns	4.5	Fig. 16	
t <sub>su</sub>	set-up time CE to CP	31	18		39		47		ns	4.5	Fig. 17	
th	hold time Ū/D to CP	0	-18		0		0		ns	4.5	Fig. 17	
th	hold time D <sub>n</sub> to PL	0	-6		0		0		ns	4.5	Fig. 16	
th	hold time CE to CP	0	-10		0		0		ns	4.5	Fig. 17	
f <sub>max</sub>	maximum clock pulse frequency	16	27		13		11		MHz	4.5	Fig. 10	

## 74HC/HCT190

#### **AC WAVEFORMS**




Fig. 10 Waveforms showing the clock (CP) to output  $(\Omega_{\Omega})$  propagation delays, the clock pulse width and the maximum clock pulse frequency.







Fig. 11 Waveforms showing the clock and count enable inputs (CP,  $\overline{CE}$ ) to ripple clock output ( $\overline{RC}$ ) propagation delays and the  $\overline{CE}$  pulse width.








input (U/D) to terminal count and ripple clock

output (TC, RC) propagation delays.



# 7

# Presettable Synchronous BCD Decade Up/Down Counter

#### 74HC/HCT190

#### **AC WAVEFORMS (Continued)**




Fig. 16 Waveforms showing the set-up and hold times from the parallel load input  $(\overline{PL})$  to the data input  $(D_{n}).$ 




Fig. 17 Waveforms showing the set-up and hold times from the count enable and up/down inputs  $(\overline{CE}, \overline{U}/D)$  to the clock (CP).

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

#### Note to Figs 16 and 17

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Signetics

# 74HC/HCT191 Presettable Synchronous 4-Bit Up/Down Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- Single up/down control input
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT191 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT191 are asynchronously presettable 4-bit binary up/down counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs ( $D_0$  to  $D_3$ ) is loaded into the counter and appears on the outputs when the parallel load ( $\overline{PL}$ ) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable ( $\overline{\text{CE}}$ ) input. When  $\overline{\text{CE}}$  is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down ( $\overline{\text{U}}/\text{D}$ ) input signal determines the direction of counting as indicated in the function table. The  $\overline{\text{CE}}$  input may go LOW when the clock is in either state, however, the LOW-to-HIGH  $\overline{\text{CE}}$  transition must occur only when the clock is HIGH. Also, the  $\overline{\text{U}}/\text{D}$  input should be changed only when either  $\overline{\text{CE}}$  or  $\overline{\text{CP}}$  is HIGH.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STINIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Ω <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	22	22	ns	
f <sub>max</sub>	maximum clock frequency	\(\(\text{U} - 3\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	36	36	MHz	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	31	33	pF	

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT191N: 16-pin plastic DIP; NJ1 package 74HC / HCT191D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7 4 5	Q <sub>0</sub> to Q <sub>3</sub> CE Ū/D GND	flip-flop outputs count enable input (active LOW) up/down input ground (0 V)
11 12 13 14 15, 1, 10, 9	PL TC RC CP D0 to D3 VCC	parallel load input (active LOW) terminal count output ripple clock output (active LOW) clock input (LOW-to-HIGH, edge triggered) data inputs positive supply voltage


# 7

## Presettable Synchronous 4-Bit Up/Down Counter

#### 74HC/HCT191







#### GENERAL DESCRIPTION (Cont'd)


Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "15" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until U/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig. 5, each  $\overline{RC}$  output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig. 6 shows a method of causing state changes to occur simultaneously in all stages. The  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the  $\overline{RC}$  output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig. 7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the  $\overline{\text{CE}}$  input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own  $\overline{\text{CE}}$  signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

74HC/HCT191



#### **FUNCTION TABLE**

ODED A TIMO MODE			INPUTS			OUTPUTS
OPERATING MODE	PL	Ū/D	CE	СР	D'n	Q <sub>n</sub>
parallel load	L L	X X	X X	X X	L H	L H
count up	н	L	١	1	х	count up
count down	н	Н	1	1	х	count down
hold (do nothing)	н	х	н	х	х	no change

#### TC AND RC FUNCTION TABLE

	INPUTS		TER	MINALC	OUTPUTS			
Ū/D	CE	СР	$\sigma^0$	Ω <sub>1</sub>	TC	RC		
H L L H	H H L H H	X X X X	###	H H L L	H H L L	H H L L		

= HIGH voltage level

= LOW voltage level

= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


= don't care


= LOW-to-HIGH CP transition


one LOW level pulse

T = TC goes LOW on a LOW-to-HIGH CP transition


# 74HC/HCT191








# 74HC/HCT191





# 7

# Presettable Synchronous 4-Bit Up/Down Counter

74HC/HCT191

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					r <sub>amb</sub> (	°C)					TEST CONDITIONS
SYMBOL	PARAMETER				74H	С			UNIT	V	WAVEEODMS
STINIBUL	PARAMETER		+25		-40 ·	to +85	-40 to	o +125	UNII	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		72 26 21	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 10
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to TC		83 30 24	255 51 43		320 64 54		395 77 65	ns	2.0 4.5 6.0	Fig. 10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to RC		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 11
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CE to RC		33 12 10	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig. 11
<sup>t</sup> PHL <sup>/</sup> tPLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		47 17 14	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 12
t <sub>PHL</sub> / t <sub>PLH</sub>	p <u>rop</u> agation delay PL to Q <sub>n</sub>		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 13
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay Ū/D to TC		44 16 13	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 14
<sup>t</sup> PHL/	propagation delay Ū/D to RC		50 18 14	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 14
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 15
tw	clock pulse width HIGH or LOW	130 26 22	28 10 8		165 33 28		195 39 33		ns	2.0 4.5 6.0	Fig. 10
t₩	count enable pulse width LOW	125 25 21			155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 11
tW	parallel load pulse width LOW	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 15
<sup>t</sup> rem	removal time PL to CP	35 7 6	8 3 2		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig. 15

# 74HC/HCT191

#### AC CHARACTERISTICS FOR 74HC (Continued)

					T <sub>amb</sub> (	°C)				•	TEST CONDITIONS
SYMBOL	PARAMETER				74H	C			UNIT	V	WAVEFORMS
STWIBUL	PARAMETER		+25		-40 ·	to +85	-40 to	o +1 <b>2</b> 5	OMI	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>su</sub>	set-up time Ū/D to CP	205 41 35	50 18 14		255 51 43		310 62 53		ns	2.0 4.5 6.0	Fig. 17
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 16
t <sub>su</sub>	set-up time CE to CP	140 28 24	44 16 13		175 35 30		210 42 36		ns	2.0 4.5 6.0	Fig. 17
t <sub>h</sub>	hold time Ū/D to CP	0 0 0	-39 -14 -11		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 17
t <sub>h</sub>	hold time D <sub>n</sub> to PL	0 0 0	-11 -4 -3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 16
t <sub>h</sub>	hold time CE to CP	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 17
f <sub>max</sub>	maximum clock pulse frequency	4.0 20 24	11 33 39		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig. 10

# 5

# Presettable Synchronous 4-Bit Up/Down Counter

### 74HC/HCT191

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.5
CP	0.65
Ū/D	1.15
CE, PL	1.5

# 74HC/HCT191

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				7	Г <sub>ать</sub> (	°C)		-	TEST CONDITIONS		
CVMDOL	DADAMETED				74HC	т			UNIT	V	WAVEFORMS
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNITI	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		26	48		60		72	ns	4.5	Fig. 10
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to TC		32	51		64		77	ns	4.5	Fig. 10
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to RC		19	35		44		53	ns	4.5	Fig. 11
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CE to RC		19	33		41		50	ns	4.5	Fig. 11
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		20	44		55		66	ns	4.5	Fig. 12
t <sub>PHL</sub> /	propagation delay PL to Q <sub>n</sub>		27	46		58		69	ns	4.5	Fig. 13
t <sub>PHL</sub> /	propagation delay Ū/D to TC		23	45		56		68	ns	4.5	Fig. 14
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ū/D to RC		24	45		56		68	ns	4.5	Fig. 14
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 15
t <sub>W</sub>	clock pulse width HIGH or LOW	26	9		33		39		ns	4.5	Fig. 10
tw	count enable pulse width LOW	25			31		38		ns	4.5	Fig. 11
t <sub>W</sub>	parallel load pulse width LOW	22	11		28		33		ns	4.5	Fig. 15
t <sub>rem</sub>	removal time PL to CP	7	1		9		11		ns	4.5	Fig. 15
t <sub>su</sub>	set-up time Ū/D to CP	41	20		51		62		ns	4.5	Fig. 17
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20	9		25		30		ns	4.5	Fig. 16
t <sub>su</sub>	set-up time CE to CP	31	18		39		47		ns	4.5	Fig. 17
th	hold time Ū/D to CP	o	-18		0		0		ns	4.5	Fig. 17
<sup>t</sup> h	hold time D <sub>n</sub> to PL	0	-5		0		0		ns	4.5	Fig. 16
th	hold time CE to CP	0	-10		0		0		ns	4.5	Fig. 17
f <sub>max</sub>	maximum clock pulse frequency	20	33		16		13		MHz	4.5	Fig. 10



#### 74HC/HCT191

#### **AC WAVEFORMS**




Fig. 10 Waveforms showing the clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width and the maximum clock pulse frequency.








Fig. 11 Waveforms showing the clock and count enable inputs (CP,  $\overline{CE}$ ) to ripple clock output ( $\overline{RC}$ ) propagation delays and the  $\overline{CE}$  pulse width.











### 74HC/HCT191

#### **AC WAVEFORMS (Continued)**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

#### Note to Figs 16 and 17

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Signetics

# 74HC/HCT192 Presettable Synchronous BCD Decade Up/Down Counter

**Objective Specification** 

# **HCMOS Products**

#### **FEATURES**

- Synchronous reversible counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT192 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT192 are synchronous BCD up/down counters.

Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CP11 clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL).

The "192" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CPD input will decrease the count by one, while a similar transition on the CPU input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

(continued on next page)

CVMCCI	DADAMETER	CONDITIONS	TYP	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>D</sub> , CP <sub>U</sub> to Q <sub>n</sub>	CL = 15 pF VCC = 5 V	19	19	ns
f <sub>max</sub>	maximum clock frequency	\ \( \( \) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	40	40	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	42	35	рF

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Note

1. Cpp is used to determine the dynamic power dissipation (Pp in  $\mu$ W):

 $PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$  where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT192N: 16-pin plastic DIP; NJ1 package 74HC / HCT192D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
4	CPD	count down clock input*
5	CPU	count up clock input*
8	GND	ground (0 V)
11	PL	asynchronous parallel load input (active LOW)
12	TCU	terminal count up (carry) output (active LOW)
13	TCD	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	D <sub>0</sub> to D <sub>3</sub>	data inputs
16	Vcc	positive supply voltage

<sup>\*</sup> LOW-to-HIGH, edge triggered

#### 74HC/HCT192







#### GENERAL DESCRIPTION (Cont'd)


The terminal count up  $(\overline{TC}_U)$  and terminal count down  $(\overline{TC}_D)$  outputs are normally HIGH. When the circuit has reached the maximum count state of 9, the next HIGHto-LOW transition of CP11 will cause TC11 to go LOW.

TCI will stay LOW until CPU goes HIGH again, duplicating the count up clock.

Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there

is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (Do to Da) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (On to O3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.



#### **FUNCTION TABLE**

OPERATING MODE		INPUTS									OUTPUTS					
OPERATING WIODE	MR	PL	СРО	CPD	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	$\alpha_0$	Ω <sub>1</sub>	02	σ3	TCU	TCD		
reset (clear)	H H	X X	X X	L H	X X	X X	X X	X X	L L	L L	L L	L L	H H	L H		
parallel load	L L L	LLLL	X L H	L H X	L H H	L X X	L X X	L H H	L L		L L = D <sub>n</sub> = D <sub>n</sub>	L	H L H	L H H		
count up	L	Н	1	Н	х	х	х	х		cour	it up		Н*	Н		
count down	L	Н	Н	1	х	х	х	х		count	down		н	H**		

<sup>\*</sup>  $\overline{TC}_U$  =  $CP_U$  at terminal count up (HLLH) \*\*  $\overline{TC}_D$  =  $CP_D$  at terminal count down (LLLL)


H = HIGH voltage level


L = LOW voltage level

X = don't care

<sup>↑ =</sup> LOW-to-HIGH clock transition

## 74HC/HCT192





74HC/HCT192

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS			
SYMBOL	PARAMETER				74H	С			UNIT	vcc	WAVEFORMS		
31MBOL	TANAMETER		+25		-40	to +85	-40 t	o +125	CINIT	V	WAVEFORWS		
		min.	typ.	max.	min.	max.	min.	max.					
tPHL/ tPLH	propagation delay CP <sub>U</sub> , CP <sub>D</sub> to Q <sub>n</sub>			215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 7		
tPHL/	propagation delay CPU to TCU			125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>D</sub> to TC <sub>D</sub>			125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8		
tPHL/ tPLH	propagation delay PL to O <sub>n</sub>			215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 9		
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>			200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 10		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time			75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 10		
t <sub>W</sub>	up, down clock pulse width HIGH or LOW	125 25 21			155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 7		
tw	master reset pulse width HIGH	120 24 20			150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 10		
tw	parallel load pulse width LOW	100 20 17			125 25 21		150 30 26		ns ,	2.0 4.5 6.0	Fig. 9		
t <sub>rem</sub>	removal time PL to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9			65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 9		
<sup>t</sup> rem	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9			65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10		
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	100 20 17			125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 11		
th	hold time D <sub>n</sub> to PL	0 0 0			0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11		
f <sub>max</sub>	maximum up, down clock pulse frequency	100 20 17			125 25 21		150 30 26		MHz	2.0 4.5 6.0	Fig. 7		

January 1986 7–260

74HC/HCT192

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.35
CP <sub>U</sub> , CP <sub>D</sub>	1.40
PL	0.65
MR	1.05

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	Г <sub>ать</sub> (	°C)				-	TEST CONDITIONS
0.44001	242445752				74HC	Т				.,	WAVEFORMS
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> , CP <sub>D</sub> to Q <sub>n</sub>			43		54		65	ns	4.5	Fig. 7
tPHL/ tPLH	propagation delay CPU to TCU			30		38		45	ns	4.5	Fig. 8
tPHL/ tPLH	propagation delay CPD to TCD			30		38		45	ns	4.5	Fig. 8
tPHL/ tPLH	propagation delay PL to Q <sub>n</sub>			44		55		66	ns	4.5	Fig. 9
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>			40		50		60	ns	4.5	Fig. 10
tTHL/ tTLH	output transition time			15		19		22	ns	4.5	Fig. 10
tW	up, down clock pulse width HIGH or LOW	25			31		38		ns	4.5	Fig. 7
t <sub>W</sub>	master reset pulse width HIGH	24			30		36		ns	4.5	Fig. 10
t <sub>W</sub>	parallel load pulse width LOW	20			25		30		ns	4.5	Fig. 9
t <sub>rem</sub>	removal time PL to CP <sub>U</sub> , CP <sub>D</sub>	10			13		15		ns	4.5	Fig. 9
t <sub>rem</sub>	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	10			13		15		ns	4.5	Fig. 10
t <sub>Su</sub>	set-up time D <sub>n</sub> to PL	20			25		30		ns	4.5	Fig. 11
th	hold time D <sub>n</sub> to PL	0			0		0		ns	4.5	Fig. 11
f <sub>max</sub>	maximum up, down clock pulse frequency	20			25		30		MHz	4.5	Fig. 7

### 74HC/HCT192

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the clock (CP $_{\rm U}$ , CP $_{\rm D}$ ) to output (Q $_{\rm n}$ ) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig. 8 Waveforms showing the clock (CPU, CPD) to terminal count output  $(\overline{TC}_U, \overline{TC}_D)$  propagation delays.




Fig. 9 Waveforms showing the parallel load input ( $\overline{PL}$ ) to  $Q_n$  output propagation delays and removal time to clock input ( $CP_U$ ,  $CP_D$ ).





Fig. 10 Waveforms showing the master reset input (MR) pulse width, MR to  $\Omega_{\rm n}$  propagation delays, MR to  ${\rm CP_U}$ ,  ${\rm CP_D}$  removal time and output transition times.

The shaded areas indicate when the input is permitted to change for predictable output performance.



# Note to AC waveforms

Note to Fig. 11

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

January 1986 7–262

# Signetics

# 74HC/HCT193 Presettable Synchronous 4-Bit Binary Up/Down Counter

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT193 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks, CP<sub>II</sub> and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL).

The "193" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CPD input will decrease the count by one, while a similar transition on the CPU input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

(continued on next page)

SYMBOL	DADAMETER	CONDITIONS	TYP	UNIT	
STWIBUL	/MBOL PARAMETER		нс		
t <sub>PHL</sub> /	propagation delay CP <sub>D</sub> , CP <sub>U</sub> to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	19	19	ns
f <sub>max</sub>	maximum clock frequency	VCC - 3 V	40	40	MHz
Cl	input capacitance		3.5	3.5	рF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	42	35	pF

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r = t_f = 6$  ns

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

 $f_i$  = input frequency in MHz  $f_0$  = output frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT193N: 16-pin plastic DIP; NJ1 package 74HC / HCT193D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
4	CPD	count down clock input*
5	CPU	count up clock input*
8	GND	ground (0 V)
11	PL	asynchronous parallel load input (active LOW)
12	TCU	terminal count up (carry) output (active LOW)
13	TC <sub>D</sub>	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	D <sub>0</sub> to D <sub>3</sub>	data inputs
16	Vcc	positive supply voltage

<sup>\*</sup> LOW-to-HIGH, edge triggered

#### 74HC/HCT193








#### GENERAL DESCRIPTION (Cont'd)

The terminal count up (TC<sub>U</sub>) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGHto-LOW transition of CPU will cause TCU to go LOW.

TCII will stay LOW until CPII goes HIGH again, duplicating the count up clock.

Likewise, the  $\overline{\text{TC}}_D$  output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (Do to D3) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW, A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q<sub>0</sub> to Q<sub>3</sub>) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.



#### **FUNCTION TABLE**

OPERATING MODE				INPUTS						OUTPUTS				
OPERATING MODE	MR	PL	СР	CPD	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	σ0	01	$Q_2$	$o_3$	ΤCυ	TCD
reset (clear)	H	×	X X	L H	X X	X X	X X	X X	L L		L	L L	H H	L H
parallel load	L L L	L L L	X X L H	L H X	L L H	L H H	L H H	L L H	L H H	L H H	L H H	L H H	H H L H	L H H
count up	L	Н	1	н	х	х	х	x		cour	nt up		н*	Н.
count down	L	Н	н	1	х	х	х	x		count	down		н	H**

<sup>\*</sup>  $\overline{TC}_U$  = CP<sub>U</sub> at terminal count up (HHHH) \*\*  $\overline{TC}_D$  = CP<sub>D</sub> at terminal count down (LLLL)

H = HIGH voltage level

L = LOW voltage level


X = don't care


<sup>↑ =</sup> LOW-to-HIGH clock transition

# 7

# Presettable Synchronous 4-Bit Binary Up/Down Counter

## 74HC/HCT193





74HC/HCT193

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74H	С			UNIT	Vaa	WAVEFORMS	
STINBOL	FANAMETER	+25		-40	-40 to +85 -40 t		o +125	UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>U</sub> , CP <sub>D</sub> to Q <sub>n</sub>			215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> to TC <sub>U</sub>			125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>D</sub> to TC <sub>D</sub>			125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 8	
tPHL/ tPLH	propagation delay PL to Q <sub>n</sub>			220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>			200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 10	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time			75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 10	
tw	up, down clock pulse width HIGH or LOW	125 25 21			155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 7	
t <sub>W</sub>	master reset pulse width HIGH	120 24 20			150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 10	
t <sub>W</sub>	parallel load pulse width LOW	100 20 17			125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 9	
t <sub>rem</sub>	removal time PL to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9			65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 9	
t <sub>rem</sub>	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9			65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	100 20 17			125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 11	
th	hold time D <sub>n</sub> to PL	0 0			0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11	
f <sub>max</sub>	maximum up, down clock pulse frequency	4.0 20 24			3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig. 7	

January 1986 7–266

### 7

# Presettable Synchronous 4-Bit Binary Up/Down Counter

74HC/HCT193

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications.

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.35
CP <sub>U</sub> , CP <sub>D</sub>	1.40
PL	0.65
MR	1.05

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
OVIMBO)			74HCT								WAVEFORMS	
SYMBOL	PARAMETER	+25			-40	-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CPU, CP <sub>D</sub> to Ω <sub>n</sub>			43		54		65	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay CP <sub>U</sub> to TC <sub>U</sub>			30		38		45	ns	4.5	Fig. 8	
tPHL/ tPLH	propagation delay CPD to TCD			30		38		45	ns	4.5	Fig. 8	
tPHL/ tPLH	propagation delay PL to Q <sub>n</sub>			46		58		69	ns	4.5	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>			40		50		60	ns	4.5	Fig. 10	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time			15		19		22	ns	4.5	Fig. 10	
t <sub>W</sub>	up, down clock pulse width HIGH or LOW	25			31		38		ns	4.5	Fig. 7	
t <sub>W</sub>	master reset pulse width HIGH	24			30		36		ns	4.5	Fig. 10	
tW	parallel load pulse width LOW	20			25		30		ns	4.5	Fig. 9	
t <sub>rem</sub>	removal time PL to CP <sub>U</sub> , CP <sub>D</sub>	10			13		15		ns	4.5	Fig. 9	
t <sub>rem</sub>	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	10			13		15		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20			25		30		ns	4.5	Fig. 11	
th	hold time D <sub>n</sub> to PL	0			0		0		ns	4.5	Fig. 11	
f <sub>max</sub>	maximum up, down clock pulse frequency	20			16		13		MHz	4.5	Fig. 7	

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the clock  $(CP_U, CP_D)$  to output  $(Q_n)$  propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig. 8 Waveforms showing the clock (CPU, CPD) to terminal count output ( $\overline{TC}_U$ ,  $\overline{TC}_D$ ) propagation delays.




Fig. 9 Waveforms showing the parallel load input  $(\overline{PL})$  to  $\Omega_{\Omega}$  output propagation delays and removal time to clock input  $(CP_U, CP_D)$ .




Fig. 10 Waveforms showing the master reset input (MR) pulse width, MR to  $\Omega_{\Pi}$  propagation delays, MR to  $CP_{\Pi}$ ,  $CP_{D}$  removal time and output transition times.




Fig. 11 Waveforms showing the data input  $(D_n)$  to parallel load input  $(\overline{PL})$  set-up and hold times.

#### Note to Fig. 11

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **Signetics**

# 74HC/HCT194 4-Bit Bidirectional Universal Shift Register

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Shift-left and shift-right capability
- Synchronous parallel and serial data transfer
- Easily expanded for both serial and parallel operation
- Asynchronous master reset
- Hold ("do nothing") mode
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT194 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The functional characteristics of the 74HC/HCT194 4-bit bidirectional universal shift registers are indicated in the logic diagram and function table. The registers are fully synchronous.

The "194" design has special features which increase the range of application. The synchronous operation of the device is determined by the mode select inputs (S<sub>0</sub>, S<sub>1</sub>). As shown in the mode select table, data can be entered and shifted from left to right  $(Q_0 \rightarrow Q_1 \rightarrow Q_2, etc.)$  or, right to left  $(Q_3 \rightarrow Q_2 \rightarrow Q_1, etc.)$  or parallel data can be entered, loading all 4 bits of the register simultaneously. When both So and S1 are LOW, existing data is retained in a hold ("do nothing") mode. The first and last stages provide D-type serial data inputs (DSR, DSL) to

Mode select and data inputs are edgetriggered, responding only to the LOWto-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.

allow multistage shift right or shift left data transfers without interfering with

(continued on next page)

parallel load operation.

CVMDOL	DADAMETER	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	CIVII	
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>	0 155	14	15	ns	
<sup>t</sup> PHL	MR to Ω <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	15	ns	
f <sub>max</sub>	maximum clock frequency		102	77	MHz	
cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	40	40	рF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs  
2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_1 = GND$  to  $V_{CC} = 1.5 V$ 


#### **ORDERING INFORMATION / PACKAGE OUTLINES**


74HC / HCT194N: 16-pin plastic DIP; NJ1 package 74HC / HCT194D: 16-pin SO-16: DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1 2 3, 4, 5, 6 7 8 9, 10 11 15, 14, 13, 12	MR DSR D0 to D3 DSL GND S0, S1 CP Q0 to Q3 VCC	asynchronous master reset input (active LOW) serial data input (shift right) parallel data inputs serial data input (shift left) ground (0 V) mode control inputs clock input (LOW-to-HIGH edge-triggered) parallel outputs positive supply voltage

### 74HC/HCT194








### GENERAL DESCRIPTION (Cont'd.)

The four parallel data inputs ( $D_0$  to  $D_3$ ) are D-type inputs. Data appearing on the  $D_0$  to  $D_3$  inputs, when  $S_0$  and  $S_1$  are HIGH, is transferred to the  $Q_0$  to  $Q_3$  outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous master reset ( $\overline{\rm MR}$ ) overrides all other input conditions and forces the Q outputs LOW.

The "194" is similar in operation to the "195" universal shift register, with added features of shift-left without external connections and hold ("do nothing") modes of operation.



#### **FUNCTION TABLE**

ODED ATING MODES				INPL	JTS			OUTPUTS			
OPERATING MODES	СР	MR	S <sub>1</sub>	s <sub>0</sub>	DSR	DSL	Dn	$\sigma_0$	Ω1	$\mathbf{q}_2$	Ω3
reset (clear)	х	L	х	х	х	x	х	L	L	L	L
hold ("do nothing")	х	Н	1	1	х	х	x	90	<b>q</b> 1	<b>q</b> 2	<b>q</b> 3
shift left	<b>↑</b>	H H	h h	1	X X	l h	X X	91 91	92 92	q3 q3	L H
shift right	<b>↑</b>	H H	1	h h	l h	X X	X	L. H	90 90	91 91	q <sub>2</sub> q <sub>2</sub>
parallel load	1	Н	h	h	х	х	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d3

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level


= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


q,d= lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

= LOW-to-HIGH CP transition

# 74HC/HCT194





#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# 74HC/HCT194

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					Γ <sub>amb</sub> (	°C)				TEST CONDITIONS		
0141001	DARAMETER				74HC				UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER		+25		40 t	o +85	-40 to	+125	CIVIT	V <sub>CC</sub>	*	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	
tW	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
tw	master reset pulse width; LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>rem</sub>	removal time MR to CP	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	80 16 12	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> su	set-up time D <sub>SR</sub> , D <sub>SL</sub> to CP	70 14 12	19 7 6		90 18 15		105 21 18		ns	2.0 4.5 6.0		
th	hold time D <sub>n</sub> to CP	0 0 0	-14 -5 -4		0 0 0		0 0		ns	2.0 4.5 6.0	Fig. 9	
t <sub>h</sub>	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0 0 0	-11 -4 -3		0 0 0		0 0		ns	2.0 4.5 6.0	Fig. 10	
th	hold time DSR, DSL to CP	0 0 0	-17 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0		
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	31 93 100		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 7	

74HC/HCT194

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>n</sub>	0.15
D <sub>SR</sub> , D <sub>SL</sub>	0.15
CP	0.50
MR	0.45
S <sub>n</sub>	0.90

# 74HC/HCT194

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	T			UNIT	Vcc	WAVEFORMS	
SAMBOL	PARAMETER	+25			-40 t	to +85	-40 t	-40 to +125		VCC	WAVEFORWS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		18	32		40		48	ns	4.5	Fig. 7	
<sup>t</sup> PHL	p <u>ropag</u> ation delay MR to Q <sub>n</sub>		18	32		40		48	ns	4.5	Fig. 8	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 7	
tW	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 7	
tW	master reset pulse width; LOW	16	7		20		24		ns	4.5	Fig. 8	
t <sub>rem</sub>	removal time MR to CP	12	6		15		18		ns	4.5	Fig. 8	
t <sub>Su</sub>	set-up time D <sub>n</sub> to CP	14	7		18		21		ns	4.5	Fig. 9	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	20	7		25		30		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time DSR, DSL to CP	14	10		18		21		ns	4.5		
<sup>t</sup> h	hold time D <sub>n</sub> to CP	0	-7		0		0		ns	4.5	Fig. 9	
<sup>t</sup> h	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0	-5		0		0		ns	4.5	Fig. 10	
<sup>t</sup> h	hold time D <sub>SR</sub> , D <sub>SL</sub> to CP	0	-7		0		0		ns	4.5		
f <sub>max</sub>	maximum clock pulse frequency	30	70		24		20		MHz	4.5	Fig. 7	

# 74HC/HCT194

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the clock (CP) to output  $(\Omega_{\Omega})$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 8 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n)$  propagation delays and the master reset to clock (CP) removal time.




Fig. 9 Waveforms showing the set-up and hold times from the data inputs  $(D_n)$  to the clock (CP).




Fig. 10 Waveforms showing the set-up and hold times from the mode control inputs  $(S_n)$  to the clock input (CP).

#### Note to Figs 9 and 10

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# 74HC/HCT195 4-Bit Parallel Access Shift Register

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Asynchronous master reset
- J. K. (D) inputs to the first stage
- Fully synchronous serial or parallel data transfer
- Shift right and parallel load capability
- Complement output from the last stage
- Output capability: standard
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT195 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL. (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT195 performs serial, parallel, serial-to-parallel or parallel-toserial data transfer at very high speeds. The "195" operates on two primary modes: shift right (Q<sub>0</sub> → Q<sub>1</sub>) and parallel load, which are controlled by the state of the parallel load enable (PE) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the PE input is HIGH and shifted one bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each LOW-to-HIGH clock transition. The J and K inputs provide the flexibility of the JK type input for special applications and by tying the pins together, the simple D-type input for general applications. The "195" appears as four common clocked D flip-flops when the PE input is

After the LOW-to-HIGH clock transition, data on the parallel inputs (D0 to D3) is transferred to the respective Q0 to Q3 outputs. Shift left operation (Q3  $\rightarrow$  Q2) can be achieved by tying the Qn outputs to the Dn.1 inputs and holding the PE input LOW.

All parallel and serial data transfers are synchronous, occurring after each LOW-to-HIGH clock transition.

There is no restriction on the activity of the J,  $\vec{K}$ ,  $D_{\Pi}$  and  $\vec{PE}$  inputs for logic operation other than the set-up and hold time requirements. A LOW on the asynchronous master reset ( $\vec{MR}$ ) input sets all Q outputs LOW, independent of any other input condition.

CVAADOL	DADAMETED.		TYP	ICAL	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF - V <sub>CC</sub> = 5 V	15	15	ns
f <sub>max</sub>	maximum clock frequency	7 ((( - 3 (	57	57	MHz
Cl	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	105	105	pF

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz C1 =

f<sub>O</sub> = output frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT195N: 16-pin plastic DIP; NJ1 package 74HC / HCT195D: 16-pin SO-16; DJ1 package


### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2 3 4, 5, 6, 7 8 9 10 11 15, 14, 13, 12 16	MR J K D0 to D3 GND PE CP O3 Q0 to O3 VCC	master reset input (active LOW) first stage J-input (active HIGH) first stage K-input (active LOW) parallel data inputs ground (0 V) parallel enable input (active LOW) clock input (LOW-to-HIGH edge-triggered) inverted output from the last stage parallel outputs positive supply voltage


#### **APPLICATIONS**


- Serial data transfer
- Parallel data transfer
- Serial-to-parallel data transfer
- Parallel-to-serial data transfer

# 74HC/HCT195









#### **FUNCTION TABLE**

OPERATING MODES		ı	NPU	TS			OUTPUTS					
OPERATING MODES	MR	MR CP			ĸ	Dn	σo	Q <sub>1</sub>	Q <sub>2</sub>	ОЗ	<u>Q</u> 3	
asynchronous reset	L	х	х	х	х	Х	L	L	L	L	н	
shift, set first stage	Н	1	h	h	h	Х	Н	90	<b>q1</b>	92	<b>q</b> 2	
shift, reset first stage	Н	1	h	ı	1	х	L	90	<b>q1</b>	<b>q</b> 2	<b>q</b> 2	
shift, toggle first stage	Н	1	h	h	1	Х	90	90	<b>q</b> 1	<b>q2</b>	<u>q</u> 2	
shift, retain first stage	Н	1	h	1	h	X	<b>90</b>	<b>90</b>	<b>q1</b>	92	<b>q</b> 2	
parallel load	Н	1	1	Х	х	dn	d0	d1	d2	d3	<u>d</u> 3	

= HIGH voltage level

= HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level


 LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q, d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock

transition X = don't care

↑ = LOW-to-HIGH clock transition

# 74HC/HCT195



# 74HC/HCT195

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_1 = 50 \text{ pF}$ 

					Taml	(°C)				1	TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	:			UNIT	Vac	WAVEFORMS	
STWIDOL	PANAIVIETEN		+2!	5	-40	to +85	-40 to	o +125	UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $\overline{MR}$ to $Q_n$		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	master reset pulse width; LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> rem	removal time MR to CP	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time J to CP	100 20 17	33 12 10		125 25 21		150 30 26		ns	2.0 4.5 6.0	Figs. 8 and 9	
t <sub>su</sub>	set-up time $\overline{K}$ , $\overline{PE}$ , $D_n$ to $CP$	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Figs. 8 and 9	
<sup>t</sup> h	hold time J, $\overline{K}$ , $\overline{PE}$ , $\overline{D_n}$ to $\overline{CP}$	3 3 3	-8 -3 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Figs. 8 and 9	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	17 52 62		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6	

# 74HC/HCT195

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
PE	0.65
all others	0.35


#### AC CHARACTERISTICS FOR 74HCT


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub>	(°C)				Т	EST CONDITIONS
SYMBOL	PARAMETER	74HCT								Vos	WAVEFORMS
31 MBOL	PANAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>		18	32		40		48	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay $\overline{\text{MR}}$ to $\Omega_{\text{n}}$		17	35		44		53	ns	4.5	Fig. 7
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
tw	clock pulse width HIGH or LOW	20	6		25		30		ns	4.5	Fig. 6
tw	master reset pulse width; LOW	16	6		20		24		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time MR to CP	16	6		20		24		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time J, K, PE to CP	20	10		25		30		ns	4.5	Figs, 8 and 9
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	6		20		24		ns	4.5	Figs. 8 and 9
th	hold time J, $\overline{K}$ , $\overline{PE}$ , $D_n$ to $CP$	3	5		3		3		ns	4.5	Figs. 8 and 9
f <sub>max</sub>	maximum clock pulse frequency	27	52		22		18		MHz	4.5	Fig. 6

### 74HC/HCT195

#### **AC WAVEFORMS**








Fig. 8 Waveforms showing the data set-up and hold times for J,  $\overline{K}$  and D<sub>n</sub> inputs.




Fig. 9 Waveforms showing the set-up and hold times from the parallel enable input  $(\overline{PE})$  to the clock (CP).

#### Note to Figs. 8 and 9

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

#### **HCMOS Products**

#### **FEATURES**

- Pulse width variance is typically less than ± 5%
- Pin-out identical to "123"
- Overriding reset terminates output pulse
- nB inputs have hysteresis for improved noise immunity
- Wide pulse range:
   70 ns (tvp) to ∞
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT221 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT221 are dual nonretriggerable monostable multivibrators. Each multivibrator features an active LOW-going edge input (nA) and an active HIGH-going edge input (nB), either of which can be used as an enable input.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the nB inputs allow jitter-free triggering from inputs with slow transition rates, providing the circuit with excellent noise immunity.

Once triggered, the outputs  $(nQ,\,n\overline{Q})$  are independent of further transitions of  $n\overline{A}$  and nB inputs and are a function of the timing components. The output pulses can be terminated by the overriding active LOW reset inputs  $(n\overline{R}_D).$  Input pulses may be of any duration relative to the output pulse. The output pulse length may be varied from 35 ns to the maximum shown in the features by choosing appropriate timing components. With  $R_{EXT}=2~k\Omega$  and  $C_{EXT}=28~pF$ , an output pulse of typical 70 ns is achieved which may be used as a DC triggered reset signal.

(continued on next page)

# 74HC/HCT221 Dual Non-Retriggerable Monostable Multivibrator with Reset

**Objective Specification** 

CVMPOL	PARAMETER	CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONT	
tPHL/ tPLH	propagation delay nĀ, nB, nR̄ <sub>D</sub> to nQ, nΩ	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V R <sub>EXT</sub> = 5 kΩ C <sub>EXT</sub> = 0 pF	30	32	ns	
CI	input capacitance		3.5	3.5	pF	

 $GND = 0V; T_{amb} = 25^{\circ}C; t_r = t_f = 6 \text{ ns}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT221N: 16-pin plastic DIP; NJ1 package 74HC / HCT221D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1Ā, 2Ā	trigger inputs (negative-edge triggered)
2, 10	1B, 2B	trigger inputs (positive-edge triggered)
3, 11	1RD, 2RD	direct reset inputs (active LOW)
4, 12	1₫, 2₫	outputs (active LOW)
7	2R <sub>EXT</sub> /C <sub>EXT</sub>	external resistor/capacitor connection
8	GND	ground (0 V)
13, 5	10, 20	outputs (active HIGH)
14, 6	1CEXT, 2CEXT	external capacitor connection
15	1REXT/CEXT	external resistor/capacitor connection
16	V <sub>CC</sub>	positive supply voltage

#### Note

It is recommended to ground pins 6 (2CEXT) and 14 (1CEXT) externally to pin 8 (GND).

# 7

# Dual Non-Retriggerable Monostable Multivibrator with Reset

### 74HC/HCT221

#### GENERAL DESCRIPTION (Cont'd)

Pulse width stability is achieved through internal compensation and is virtually independent of  $V_{CC}$  and temperature. In most applications pulse stability will only be limited by the accuracy of the external timing components.


Jitter-free operation is maintained over the full temperature and  $V_{CC}$  ranges for more than six decades of timing capacitance (10 pF to 10  $\mu$ F) and more than two decade of timing resistance (2 k $\Omega$  to any practical value) for the 74HC/HCT221.

Throughout these ranges the output pulse width is defined by the following relationship:

tw = 0.7CEXTREXT

In circuits where pulse cut-off is not critical, timing capacitance up to 1000  $\mu F$  and timing resistance as low as 1.4  $k\Omega$  may be used.

Pin assignments for the "221" are identical to those of the "123" so that the "221" can be substituted for those products in systems not using the retrigger by merely changing the value of  $R_{\text{EXT}}$  and/or  $C_{\text{EXT}}$ .



#### **FUNCTION TABLE**

	INPUT	OUTPUTS			
nĀD	ηĀ	nB	nQ	ηQ	
L	х	×	L	н	
X	H	Х	L	Н	
X	X	L	L	Н	
H	L	1	1		
H	↓	Н			
1	L	Н	77	T	

= HIGH voltage level

\_ = LOW voltage level

X = don't care

= LOW-to-HIGH transition

= HIGH-to-LOW transition

L = one HIGH-level output pulse

= one LOW-level output pulse

#### **HCMOS Products**

#### **FEATURES**

- Combines 1-of-8 decoder with 3-bit latch
- Multiple input enable for easy expansion or independent controls
- Active HIGH mutually exclusive outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI


#### **GENERAL DESCRIPTION**

The 74HC/HCT237 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT237 are 3-of-8 decoder/demultiplexers with latches at the three address inputs  $(A_{\eta}).$  The "237" essentially combines the 3-of-8 decoder function with a 3-bit storage latch. When the latch is enabled (LE = LOW), the "237" acts as a 3-of-8 active LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present at the inputs, before this transition, is stored in the latches. Further address changes are ignored as long as  $\overline{\text{LE}}$  remains HIGH.

The output enable input ( $\overline{E}_1$  and  $E_2$ ) controls the state of the outputs independent of the address inputs or latch operation. All outputs are LOW unless  $\overline{E}_1$  is LOW and  $E_2$  is HIGH.

The "237" is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems.



# 74HC/HCT237 3-to-8 Decoder/ Demultiplexer with Address Latches

**Objective Specification** 

SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT	
	PARAMETER	CONDITIONS	нс	нст	UNIT	
t <sub>PHL</sub> /	propagation delay A <sub>n</sub> to Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	19	ns	
Cl	input capacitance		3.5	3.5	рF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT237N: 16-pin plastic DIP; NJ1 package 74HC / HCT237D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	data inputs
4	LE	latch enable input (active LOW)
5	Ē₁	data enable input (active LOW)
6	E <sub>2</sub>	data enable input (active HIGH)
8	GND	ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7	Y <sub>0</sub> to Y <sub>7</sub>	multiplexer outputs
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**

	INPUTS						OUTPUTS						
LE	Ē1	E <sub>2</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Y <sub>0</sub>	Υ1	Y <sub>2</sub>	Y3	Y <sub>4</sub>	Y <sub>5</sub>	Υ6	Y7
Н	L	н	х	х	х				sta	ble			
×	H X	X L	X X	X X	X X	L L	L L	L L	L	L L	L L	L L	L L
L L L	L L L	H H H	H L H	L H H	L L L	H L L	L H L	L H L	L L H	L L L		L L L	L L L
L L L	L L L	H H H	L H L	L H H	H H H	L L L	L L L	LLL	L L L	HLLL	LHLL	L H L	L L H

H = HIGH voltage level

L = LOW voltage level

X = don't care

# 74HC/HCT238 3-to-8 Line Decoder/ Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active HIGH mutually exclusive outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT238 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT238 decoders accept three binary weighted address inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled, provide 8 mutually exclusive active HIGH outputs (Y<sub>0</sub> to Y<sub>7</sub>).
The "238" features three enable inputs:

The "238" features three enable inputs two active LOW ( $\bar{E}_1$  and  $\bar{E}_2$ ) and one active HIGH ( $\bar{E}_3$ ). Every output will be LOW unless  $\bar{E}_1$  and  $\bar{E}_2$  are LOW and  $\bar{E}_3$  is HIGH.

This multiple enable function allows easy parallel expansion of the "238" to a 1-of-32 (5 lines to 32 lines) decoder with just four "238" ICs and one inverter.

The "238" can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The "238" is identical to the "138" but has inverting outputs.

SYMBOL	PARAMETER	CONDITIONS	TYF			
STINIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT	
tPHL/ tPLH	propagation delay An to Yn E3 to Yn En to Yn	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 17 17	20 21 21	ns ns ns	
CI	input capacitance		3.5	3.5	pF	
CPD	power dissipation capacitance per package	notes 1 and 2	72	76	pF	

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} = 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT238N: 16-pin plastic DIP; NJ1 package 74HC / HCT238D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3 4, 5 6 8	A <sub>0</sub> to A <sub>2</sub> E <sub>1</sub> , E <sub>2</sub> E <sub>3</sub> GND	address inputs enable inputs (active LOW) enable input (active HIGH) ground (0 V)
15, 14, 13, 12 11, 10, 9, 7 16	Y <sub>0</sub> to Y <sub>7</sub> V <sub>CC</sub>	outputs (active HIGH) positive supply voltage


# 3-to-8 Line Decoder/Demultiplexer

# 74HC/HCT238










# FUNCTION TABLE

	INPUTS					OUTPUTS							
Ē1	Ē2	E3	Α0	Α1	A <sub>2</sub>	Y <sub>0</sub>	Υ1	Y2	Y3	Y4	Y <sub>5</sub>	Υ6	Y7
H X X	X H X	ХХ	X X X	X X X	X X X		لدلدلد	ا ا ا ا	LLL	L L L	L L L	L L L	L L L
	LLLL	H H H	LHLH	LLHH	L L L	HLLL	LHLL	LLHL	LLLH			LLLL	L L L L
L L L L	LLLL	H H H	L H L H	L H H	H H H	L L L	L L L	L L L	L L L	H L L	L H L	L H L	L L H



X = don't care



# 7

# 3-to-8 Line Decoder/Demultiplexer

74HC/HCT238

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications"

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

SYMBOL					т <sub>ать</sub> (	°C)				TEST CONDITIONS		
	PARAMETER		74HC							V	WAVEFORMS	
	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay A <sub>n</sub> to Y <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> /	propagation delay E3 to Y <sub>n</sub>		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
tpHL/ tPLH	propagation delay E <sub>n</sub> to Y <sub>n</sub>		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

# 3-to-8 Line Decoder/Demultiplexer

74HC/HCT238

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
An	0.70
En	0.40
E3	1.50

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
			74HCT								WAVEFORMS	
	PARAMETER		+25		-40 to +85 -4		-40 t	o +125	UNIT	VCC V	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL	propagation delay A <sub>n</sub> to Y <sub>n</sub>		20	35		53		63	ns	4.5	Fig. 6	
<sup>t</sup> PLH	propagation delay A <sub>n</sub> to Y <sub>n</sub>		20	35		48		57	ns	4.5	Fig. 6	
<sup>t</sup> PHL	propagation delay E <sub>3</sub> to Y <sub>n</sub>		25	40		60		72	ns	4.5	Fig. 6	
<sup>t</sup> PLH	propagation delay E <sub>3</sub> to Y <sub>n</sub>		18	34		43		51	ns	4.5	Fig. 6	
<sup>t</sup> PHL	propagation delay E <sub>n</sub> to Y <sub>n</sub>		25	40		55		66	ns	4.5	Fig. 7	
<sup>t</sup> PLH	propagation delay E <sub>n</sub> to Y <sub>n</sub>		25	40		65		78	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	

# 3-to-8 Line Decoder/Demultiplexer

# 74HC/HCT238

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the address input  $(A_n)$  and enable input  $(E_3)$  to output  $(Y_n)$  propagation delays and the output transition times.




Fig. 7 Waveforms showing the enable input  $(\overline{\mathbb{E}}_n)$  to output  $(Y_n)$  propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

-7

# 74HC/HCT240 Octal Buffer/Line Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT240 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT240 are octal inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E. A HIGH on nOE causes the outputs to assume a high impedance OFF-state. The "240" is identical to the "244" but has inverting outputs.

#### **FUNCTION TABLE**

UTS	OUTPUT							
nA <sub>n</sub>	nY <sub>n</sub>							
L	Н							
H X	L Z							
	L H							

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STWIBOL	PARAMETER	CONDITIONS	нс	нст	ONT
tPHL/ tPLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	9	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	30	30	рF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

 $PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$  where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT240N: 20-pin plastic DIP; NL1 package 74HC / HCT240D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2, 4, 6, 8 3, 5, 7, 9 10 17, 15, 13, 11 18, 16, 14, 12	10E 1A <sub>0</sub> to 1A <sub>3</sub> 2Y <sub>0</sub> to 2Y <sub>3</sub> GND 2A <sub>0</sub> to 2A <sub>3</sub> 1Y <sub>0</sub> to 1Y <sub>3</sub> 20E	output enable input (active LOW) data inputs bus outputs ground (0 V) data inputs bus outputs output enable input (active LOW)
20	Vcc	positive supply voltage


# 7


# Octal Buffer/Line Driver

# 74HC/HCT240









# Octal Buffer/Line Driver

# 74HC/HCT240

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL	PARAMETER	74HC									WAVEFORMS
STMBOL	FANAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 5
tPZH/ tPZL	3-state output enable time 10E to 1Y <sub>n</sub> ; 20E to 2Y <sub>n</sub>		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time 10E to 1Yn; 20E to 2Yn		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5

# 7

# Octal Buffer/Line Driver

# 74HC/HCT240

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
1A <sub>n</sub>	1.50
2A <sub>n</sub>	1.50
1OE	0.70
2OE	0.70

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_f = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C) 74HCT									TEST CONDITIONS	
SYMBOL	PARAMETER									Voo	WAVEFORMS	
STIVIBUL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>CC</sub>	WAVEIONING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		11	20		25		30	ns	4.5	Fig. 5	
<sup>tPZH</sup> ,	3-state output enable time 10E to 1Y <sub>n</sub> ; 20E to 2Y <sub>n</sub>		13	30		38		45	ns	4.5	Fig. 6	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time 10E to 1Y <sub>n</sub> ; 20E to 2Y <sub>n</sub>		13	25		31		38	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 5	

# Octal Buffer/Line Driver

# 74HC/HCT240

#### **AC WAVEFORMS**






Fig. 6 Waveforms showing the 3-state enable and disable times.

# **74HC/HCT241**Octal Buffer/Line Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT241 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT241 are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E.

#### **FUNCTION TABLES**

INP	UTS	OUTPUT
10E	1A <sub>n</sub>	1Y <sub>n</sub>
L L H	L H X	L H Z

INP	UTS	OUTPUT
20E	2A <sub>n</sub>	2Y <sub>n</sub>
H H	L H X	L H 7

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STWIBUL	PARAMETER	CONDITIONS	нс	HCT	UNII
tPHL/ tPLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	11	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	30	30	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

Σ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT241N: 20-pin plastic DIP; NL1 package 74HC / HCT241D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


SYMBOL	NAME AND FUNCTION
1 <del>0</del> E	output enable input (active LOW)
1A <sub>0</sub> to 1A <sub>3</sub>	data inputs
2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
GND	ground (0 V)
2A <sub>0</sub> to 2A <sub>3</sub>	data inputs
1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
2OE	output enable input (active HIGH)
Vcc	positive supply voltage
	10E 1A <sub>0</sub> to 1A <sub>3</sub> 2Y <sub>0</sub> to 2Y <sub>3</sub> GND 2A <sub>0</sub> to 2A <sub>3</sub> 1Y <sub>0</sub> to 1Y <sub>3</sub> 20E


# Octal Buffer/Line Driver

# 74HC/HCT241









# Ę

# Octal Buffer/Line Driver

74HC/HCT241

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

	T <sub>amb</sub> (°C)									TEST CONDITIONS		
SYMBOL	PARAMETER				74HC		UNIT	.,	WAYEE 0 0440			
STMBOL	PANAMETER		+25		-40 to +85		5 -40 to +125		UNII	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		25 9 7	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 5	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time 10E to 1Yn; 20E to 2Yn		30 11 9	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time 10E to 1Yn; 20E to 2Yn		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5	

# Octal Buffer/Line Driver

74HC/HCT241

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
1A <sub>n</sub>	0.70
2A <sub>n</sub>	0.70
1OE	0.70
2OE	1.50

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 


SYMBOL	T <sub>amb</sub> (°C)									TEST CONDITIONS		
	PARAMETER	74HCT								Voc	WAVEFORMS	
3 I MIBOL	FARAMETER		+25		-40 to +85		40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		13	22		28		33	ns	4.5	Fig. 5	
tPZH/ tPZL	3-state output enable time 10E to 1Yn; 20E to 2Yn		15	30		38		45	ns	4.5	Fig. 6	
tPHZ/ tPLZ	3-state output disable time 10E to 1Yn; 20E to 2Yn		18	30		-38		45	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 5	


# Octal Buffer/Line Driver

# 74HC/HCT241

#### **AC WAVEFORMS**







#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

# 74HC/HCT242 Quad Bus Transceiver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Inverting 3-state outputs
- 2-way asynchronous data bus communication
- Output capability: bus driver
- ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT242 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT242 are quad bus transceivers featuring inverting 3-state bus compatible outputs in both send and receive directions.
They are designed for 4-line asynchronous 2-way data communications between data buses.

The output enable inputs ( $\overline{\text{OE}}_A$  and  $\text{OE}_B$ ) can be used to isolate the buses.

The "242" is similar to the "243" but has inverting outputs.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STWIBOL	FANAMETEN	CONDITIONS	нс	ONT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	13	ns
Cl	input capacitance		3.5	3.5	рF
c <sub>I/O</sub>	input/output capacitance		10	10	pF
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	50	58	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>1</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

fi = input frequency in MHz fo = output frequency in MHz

CL = output load capacitance in pF VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT242N: 14-pin plastic DIP; NH1 package 74HC / HCT242D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2, 12 3, 4, 5, 6 7 11, 10, 9, 8 13	OEA n.c. A0 to A3 GND B0 to B3 OEB VCC	output enable input (active LOW) not connected data inputs/outputs ground (0 V) data inputs/outputs output enable input positive supply voltage


# **Quad Bus Transceiver**

# 74HC/HCT242









#### **FUNCTION TABLE**

INP	UTS	INPUTS/OUTPUTS			
ŌĒĄ	OEB	An	B <sub>n</sub>		
L H L H	L H H	inputs Z Z A = B	B = Ā Z Z inputs		

H = HIGH voltage level

L = LOW voltage level Z = high impedance OFF-state

# **Quad Bus Transceiver**

74HC/HCT242

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND =0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL F	PARAMETER		74HC						UNIT	V	WAVEFORMS
STWIBOL		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORWS	
		min.	typ.	max.	min.	max.	min.	max.			·
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 5
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time  OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ;  OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Figs 6 and 7
<sup>t</sup> PHZ <sup>/</sup> tPLZ	3-state output disable time  OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ;  OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		61 22 18	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>THL</sub> / tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5

### 7

# **Quad Bus Transceiver**

### 74HC/HCT242

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
An	0.75
Bn	0.75
OEA	0.75
OEB	0.75

#### AC CHARACTERISTICS FOR 74HCT


 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 


		T <sub>amb</sub> (°C) 74HCT							TEST CONDITIONS		
	DADAMETED								.,	WAYEEODMO	
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		16	28		35	-	42	ns	4.5	Fig. 5
<sup>t</sup> PZH <sup>/</sup>	3-state output enable time OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ; OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		24	40		50		60	ns	4.5	Figs 6 and 7
tPHZ/ tPĻZ	3-state output disable time  OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ;  OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		26	40		50		60	ns	4.5	Figs 6 and 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 5


# **Quad Bus Transceiver**

# 74HC/HCT242

#### **AC WAVEFORMS**







#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# 74HC/HCT243 Quad Bus Transceiver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Non-inverting 3-state outputs
- 2-way asynchronous data bus communication
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT243 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT243 are quad bus transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

They are designed for 4-line asynchronous 2-way data communications between data buses.

The output enable inputs ( $\overline{OE}_A$  and  $OE_B$ ) can be used to isolate the buses.

The "243" is similar to the "242" but has non-inverting (true) outputs.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT	
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	14	ns	
cl	input capacitance		3.5	3.5	pF	
c <sub>I/O</sub>	input/output capacitance		10	10	pF	
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	50	54	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT243N: 14-pin plastic DIP; NH1 package 74HC / HCT243D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2, 12 3, 4, 5, 6 7 11, 10, 9, 8 13	OEA n.c. A0 to A3 GND B0 to B3 OEB VCC	output enable input (active LOW) not connected data inputs/outputs ground (0 V) data inputs/outputs output enable input positive supply voltage

### 74HC/HCT243









#### **FUNCTION TABLE**

INP	UTS	INPUTS/OUTPUTS						
ŌĒA	OEB	An	B <sub>n</sub>					
L H L H	LLHH	inputs Z Z A = B	B = A Z Z inputs					

H = HIGH voltage level L = LOW voltage level Z = high impedance OFF-state

### 74HC/HCT243

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND =0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

					r <sub>amb</sub> (	°C)				TEST CONDITIONS		
0.44001	PARAMETER		74HC							V	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFURINIS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		36 13 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig. 5	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ; OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		61 22 18	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Figs 6 and 7	
t <sub>PHZ</sub> / tPLZ	3-state output disable time $\overline{OE}_A$ to $A_n$ or $B_n$ ; $OE_B$ to $A_n$ or $B_n$		63 23 18	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	Figs 6 and 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5	

74HC/HCT243

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
A <sub>n</sub>	0.75
B <sub>n</sub>	0.75
OEA	0.75
OEB	0.75

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS	
0.4100	PARAMETER		74НСТ						UNIT	Voc	WAVEFORMS	
SYMBOL	FANAMETEN		+25		-40 to +85		-40 to +125		ONT	V <sub>CC</sub>	WAVEIONNO	
	.7	min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		17	27		34		41	ns	4.5	Fig. 5	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time  OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ;  OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		24	40		50		60	ns	4.5	Figs 6 and 7	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE <sub>A</sub> to A <sub>n</sub> or B <sub>n</sub> ; OE <sub>B</sub> to A <sub>n</sub> or B <sub>n</sub>		22	40		50		60	ns	4.5	Figs 6 and 7	
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 5	

### 74HC/HCT243

#### **AC WAVEFORMS**




Fig. 5 Waveforms showing the input  $(A_n,\,B_n)$  to output  $(B_n,\,A_n)$  propagation delays and the output transition times.




Fig. 6 Waveforms showing the 3-state enable and disable times for input  $\mathsf{OE}_B$ .




Fig. 7 Waveforms showing the 3-state enable and disable times for input  $\overline{\text{OE}}_A.$ 

# Signetics

# 74HC/HCT244 Octal Buffer/Line Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT244 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT244 are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 10E and 20E. A HIGH on n0E causes the outputs to assume a high impedance OFF-state.

The "244" is identical to the "240" but has non-inverting outputs.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
nŌĒ	nA <sub>n</sub>	nY <sub>n</sub>
L L H	L H X	L H Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
	PANAMETER	CONDITIONS	нс	нст	CIVIT
tPHL/ tPLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	35	35	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

 $C_L$  = output load capacitance in pF  $V_{CC}$  = supply voltage in V

fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT244N: 20-pin plastic DIP; NL1 package. 74HC / HCT244D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	1 <del>OE</del>	output enable input (active LOW)
2, 4, 6, 8	1A <sub>0</sub> to 1A <sub>3</sub>	data inputs
3, 5, 7, 9	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
10	GND	ground (0 V)
17, 15, 13, 11	2A <sub>0</sub> to 2A <sub>3</sub>	data inputs
18, 16, 14, 12	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
19	2 <del>OE</del>	output enable input (active LOW)
20	VCC	positive supply voltage


### Octal Buffer/Line Driver

### 74HC/HCT244









### Octal Buffer/Line Driver

### 74HC/HCT244

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver ICC category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				-	TEST CONDITIONS
SYMBOL	PARAMETER		74HC							vcc	WAVEFORMS
STWIBOL	FANAMETEN		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEIGIANG
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		30 11 9	110 22 19		145 28 24		165 33 28	ns	2.0 4.5 6.0	Fig. 5
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time 1 OE to 1Y <sub>n</sub> ; 2 OE to 2Y <sub>n</sub>		36 13 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
tPHZ/ tPLZ	3-state output enable time 1 OE to 1Y <sub>n</sub> ; 2 OE to 2Y <sub>n</sub>		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5

### Ę

### Octal Buffer/Line Driver

### 74HC/HCT244

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
1A <sub>n</sub> 2A <sub>n</sub> 10E 20E	0.70 0.70 0.70 0.70 0.70

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


		T <sub>amb</sub> (°C)								TEST CONDITIONS		
OVMOOL	PARAMETER	74HCT							UNIT	Voc	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		ONIT	V <sub>CC</sub>	WAVEIONNO	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ <sup>t</sup> PLH	propagation delay 1A <sub>n</sub> to 1Y <sub>n</sub> ; 2A <sub>n</sub> to 2Y <sub>n</sub>		13	22		28		33	ns	4.5	Fig. 5	
<sup>t</sup> PZH <sup>/</sup>	3-state output enable time 10E to 1Y <sub>n</sub> ; 20E to 2Y <sub>n</sub>		15	30		38		45	ns	4.5	Fig. 6	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output enable time 10E to 1Yn; 20E to 2Yn		15	25		31		38	ņs	4.5	Fig. 6	
tTHL/ tTLH	output transition time		5	12		15	1	18	ns	4.5	Fig. 5	

### Octal Buffer/Line Driver

### 74HC/HCT244

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC/HCT245 Octal Bus Transceiver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Octal bidirectional bus interface
- Non-inverting 3-state outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT245 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT245 are octal transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

The "245" features an output enable (OE) input for easy cascading and a send/receive (DIR) for direction control. OE controls the outputs so that the buses are effectively isolated. The "245" is similar to the "640" but has true (non-inverting) outputs.

#### **FUNCTION TABLE**

INI	PUTS	INPUTS/OUTPUTS					
ŌĒ	DIR	An	B <sub>n</sub>				
L L H	L H X	A = B inputs Z	inputs B = A Z				

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	DADAMETER	CONDITIONS	TYF	UNIT	
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> /	propagation delay A <sub>n</sub> to B <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	10	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>I/O</sub>	input/output capacitance		10	10	pF
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	30	30	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

fi = input frequency in MHz CL = output load capacitance in pF f<sub>O</sub> = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_1 = GND$  to VCC - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT245N: 20-pin plastic DIP; NL1 package 74HC / HCT245D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	DIR	direction control
2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	B <sub>0</sub> to B <sub>7</sub>	data inputs/outputs
19	ŌĒ	output enable input (active LOW)
20	Vcc	positive supply voltage


### Octal Bus Transceiver

### 74HC/HCT245









### Octal Bus Transceiver

### 74HC/HCT245

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
CVMDOL	DADAMETED				74H0	:				.,	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 5	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time  OE to An;  OE to Bn		30 11 9	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
tPHZ/	3-state output enable time OE to An; OE to Bn		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
tтнL/ tтLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5	

### Octal Bus Transceiver

74HC/HCT245

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
A <sub>n</sub>	0.40
B <sub>n</sub>	0.40
OE	1.50
DIR	0.90

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	2.2.445752				74HC	т		V	WAVEFORMS			
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		12	23		29		35	ns	4.5	Fig. 5	
t <sub>PZH</sub> /	3-state output enable time $\overline{\text{OE}}$ to $A_n$ ; $\overline{\text{OE}}$ to $B_n$		16	30	-	38		45	ns	4,5	Fig. 6	
tPHZ/ tPLZ	3-state output enable time OE to A <sub>n</sub> ; OE to B <sub>n</sub>		15	30		38		45	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 5	

### 74HC/HCT245

### Octal Bus Transceiver

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC/HCT251 8-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- True and complement outputs
- Both outputs are 3-state for further multiplexer expansion
- Multifunction capability
- Permits multiplexing from n-lines to one line
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT251 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT251 are the logic implementations of single-pole 8-position switches with the state of three select inputs ( $S_0$ ,  $S_1$ ,  $S_2$ ) controlling the switch positions.

Assertion (Y) and negation  $(\overline{Y})$  outputs are both provided.

The output enable input ( $\overline{OE}$ ) is active LOW. The logic function provided at the output, when activated, is:

$$\mathsf{Y} = \ \overline{\mathsf{OE}}. (\mathsf{I}_0.\overline{\mathsf{S}}_0.\overline{\mathsf{S}}_1.\overline{\mathsf{S}}_2 + \mathsf{I}_1.\mathsf{S}_0.\overline{\mathsf{S}}_1.\overline{\mathsf{S}}_2 +$$

- + I2.50.S1.52 + I3.S0.S1.52 +
- + I4.\$\overline{S}\_0.\$\overline{S}\_1.\$S\_2 + I\_5.\$S\_0.\$\overline{S}\_1.\$S\_2 +
- + I6.50.S1.S2 + I7.S0.S1.S2)

Both outputs are in the high impedance OFF-state (Z) when the output enable input is HIGH, allowing multiplexer expansion by tying the outputs.

0.44001	DADAMETER	CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст		
tpHL/	propagation delay In to Y In to $\overline{Y}$ Sn to $\overline{Y}$ Sn to $\overline{Y}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 14 24 24	18 18 24 24	ns ns ns ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	40	42	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> − 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT251N: 16-pin plastic DIP; NJ1 package 74HC / HCT251D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
4, 3, 2, 1, 15, 14, 13, 12 5 6 7 8 11, 10, 9 16	I <sub>0</sub> to I <sub>7</sub> Y  V  OE  GND  S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> VCC	multiplexer inputs  multiplexer output complementary multiplexer output 3-state output enable input (active LOW) ground (0 V) select inputs positive supply voltage

### 74HC/HCT251









H = HIGH voltage level L = LOW voltage level

X = don't care Z = high impedance OFF-state


OUTPUTS

**FUNCTION TABLE** 

ŌĒ	<b>S</b> <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	10	11	12	lз	14	15	16	17	Ÿ	Y	
Н	×	×	×	х	×	×	х	×	×	×	Х	Z	Z	
L L L	L L L	L L L	L H H	L H X	X X L H	X X X	X X X	X X X	X X X	X X X	X X X	HLHL	L H L H	
L L L	L L L	H H H	L H H	X X X	X X X	L H X	X X L H	X X X	X X X	X X X	X X X	H L H L	L H L H	
L L L	Н Н Н	L L L	L H H	X X X	X X X	X X X	X X X	L H X	X X L H	X X X	X X X	H L H L	L H L	
L L L	H H H	H H H	L L H	X X X	X X X	X X X	X X X	X X X	X X X	L H X	X X L H	HLHL	L H L	

INPUTS

### 74HC/HCT251



### 74HC/HCT251

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS				
SYMBOL	PARAMETER	74HC								,,,,	WAVEFORMS	
STINIBUL	PARAMETER		+25		40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay I <sub>n</sub> to Y		47 17 14	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $I_{n}$ to $\overline{Y}$		47 17 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 7	
tpHL/ tPLH	propagation delay S <sub>n</sub> to Y		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $S_n$ to $\overline{Y}$		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 7	
tPZH/ tPZL	3-state output enable time OE to Y, $\overline{Y}$		33 12 10	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8	
tPHZ <sup>/</sup> tPLZ	3-state output disable time $\overline{OE}$ to Y, $\overline{Y}$		36 13 10	140 28 24		170 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

### 74HC/HCT251

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
I <sub>n</sub>	0.55
S <sub>0</sub>	0.55
S <sub>1</sub> , S <sub>2</sub>	0.55
OE	2.65

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


			•	τ <sub>amb</sub> (	°C)			TEST CONDITIONS			
SYMBOL	DADAMETED				74H	CT			UNIT	V	WAVEFORMS
STINBUL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORINS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay I <sub>n</sub> to Y		21	35		44		53	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay $I_n$ to $\overline{Y}$		21	35		44		53	ns	4.5	Fig. 7
tPHL/ tPLH	propagation delay S <sub>n</sub> to Y		28	48		60		72	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay $S_n$ to $\overline{Y}$		28	48		60		72	ns	4.5	Fig. 7
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to Y, $\overline{Y}$		15	30		38		45	ns	4.5	Fig. 8
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{OE}$ to Y, $\overline{Y}$		14	28		35		42	ns	4.5	Fig. 8
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7


### 7


### 8-Input Multiplexer

### 74HC/HCT251

#### **AC WAVEFORMS**







#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_1 = GND$  to 3 V.

# **Signetics**

# **74HC/HCT253B**Dual 4-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Non-inverting data path
- 3-state outputs for bus interface
- and multiplex expansion
- Common select inputs
- Separate output enable inputs
- Output capability: bus driver
- ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT253B are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT253B have two identical 4-input multiplexers with 3-state outputs which select two bits from four sources selected by common data select inputs (S<sub>D</sub>, S<sub>1</sub>).

When the individual output enable (10E, 20E) inputs of the 4-input multiplexers are HIGH, the outputs are forced to the high impedance OFF-state. The "253" is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels applied to S0 and S1.

The logic equations for the outputs are:

 $\begin{array}{l} 1Y = \ 1\overline{OE}(11_0.\overline{S}_1.\overline{S}_0 + 11_1.\overline{S}_1.S_0 + \\ + 11_2.S_1.\overline{S}_0 + 11_3.S_1.S_0) \end{array}$ 

 $2Y = 2\overline{OE}(2I_0.\overline{S}_1.\overline{S}_0 + 2I_1.\overline{S}_1.S_0 + 2I_2.S_1.\overline{S}_0 + 2I_3.S_1.S_0)$ 

#### **APPLICATIONS**

- Data selectors
- Data multiplexers

0,445.01		CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONT	
t <sub>PHL</sub> /	propagation delay 1I <sub>n</sub> , 2I <sub>n</sub> to nY; S <sub>n</sub> to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	17	ns	
Cl	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	55	55	pF	

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT253BN: 16-pin plastic DIP; NJ1 package 74HC / HCT253BD: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15 14, 2 7, 9 8 6, 5, 4, 3 10, 11, 12, 13	10E, 20E S <sub>0</sub> , S <sub>1</sub> 1Y, 2Y GND 1I <sub>0</sub> to 1I <sub>3</sub> 2I <sub>0</sub> to 2I <sub>3</sub> VCC	output enable inputs (active LOW) common data select inputs 3-state multiplexer outputs ground (0 V) data inputs from source 1 data inputs from source 2 positive supply voltage


### 7

### **Dual 4-Input Multiplexer**

### 74HC/HCT253B








### **Dual 4-Input Multiplexer**

### 74HC/HCT253B




#### **FUNCTION TABLE**

	ECT UTS	C	ATA	INPUT	s	OUTPUT ENABLE	OUTPUT
s <sub>0</sub>	S <sub>1</sub>	nlo	nl <sub>1</sub>	l <sub>1</sub> nl <sub>2</sub> nl <sub>3</sub>		nŌĒ	nΥ
x	×	х	Х	х	х	Н	Z
L H H	L L L	L X X	XXL	X X X	X X X	L L L	L H L H
L H H	H H H	X X X	X X X	H X X	X L H	L L L	L H L H

H = HIGH voltage level L = LOW voltage level

X = don't care Z = high impedance OFF-state



### **Dual 4-Input Multiplexer**

### 74HC/HCT253B

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

					T <sub>amb</sub>	(°C)				TEST CONDITIONS				
SYMBOL	PARAMETER				74H	2				.,	WAVEFORMS			
STIVIDUL	PANAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS			
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay 1I <sub>n</sub> to nY; 2I <sub>n</sub> to nY		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S <sub>n</sub> to nY		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6			
tPZH/ tPZL	3-state output enable time nOE to nY		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 7			
<sup>t</sup> PHZ <sup>/</sup>	3-state output disable time nOE to nY		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7			
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	60 12 10	:	75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6			

### **Dual 4-Input Multiplexer**

74HC/HCT253B

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
11 <sub>n</sub>	0.35
21 <sub>n</sub>	0.35
nOE	1.00
S <sub>0</sub>	1.00
S <sub>1</sub>	1.00

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 


				T <sub>amb</sub> (°C)						1	TEST CONDITIONS	
SYMBOL	PARAMETER				74H	ст			LINUT	.,	WAVEFORMS  Fig. 6  Fig. 7  Fig. 7	
STINIBUL	PARAWETER		+25		<b>-40</b> 1	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS  Fig. 6  Fig. 7	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay 11 <sub>n</sub> to nY; 21 <sub>n</sub> to nY		20	38		48		57	ns	4.5	Fig. 6	
tPHL/ tPLH	propagation delay S <sub>n</sub> to nY		22	40		50		60	ns	4.5	Fig. 6	
tPZH/ tPZL	3-state output enable time nOE to nY		14	30		38		45	ns	4.5	Fig. 7	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time nOE to nY		13	30		38		45	ns	4.5	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	12		15		18	ns	4.5	Fig. 6	


### 7

### **Dual 4-Input Multiplexer**

### 74HC/HCT253B

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_J = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_J = GND$  to 3 V.

# **Signetics**

# 74HC/HCT257 Quad 2-Input Multiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Non-inverting data path
- 3-state outputs interface directly with system bus
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT257 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT257 have four identical 2-input multiplexers with 3-state outruts, which select 4 bits of data from two sources and are controlled by a common data select input (S).

The data inputs from source 0 (110 to 410) are selected when input S is LOW and the data inputs from source 1 (111 to 411) are selected when S is HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs.

The "257" is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The outputs are forced to a high impedance OFF-state when  $\overline{OE}$  is HIGH.

The logic equations for the outputs are:

$$1Y = \overline{OE}.(11_1.S + 11_0.\overline{S})$$

$$2Y = \overline{OE}.(21_1.S + 21_0.\overline{S})$$

$$3Y = \overline{OE}.(3I_1.S + 3I_0.\overline{S})$$

 $4Y = \overline{OE}.(4I_1.S + 4I_0.\overline{S})$ 

The "257" is identical to the "258" but has non-inverting (true) outputs.

SYMBOL	DADAMETED	PARAMETER CONDITIONS				
STWIBUL	PANAMETEN	CONDITIONS	нс	нст	UNIT	
tPHL/ tPLH	propagation delay nI <sub>O</sub> , nI <sub>1</sub> to nY S to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 14	13 17	ns ns	
Cl	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per multiplexer	notes 1 and 2	45	45	pF	

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (C<sub>1</sub> x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT257N: 16-pin plastic DIP; NJ1 package 74HC / HCT257D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	S	common data select input
2, 5, 14, 11	11 <sub>0</sub> to 41 <sub>0</sub>	data inputs from source 0
3, 6, 13, 10	11 <sub>1</sub> to 41 <sub>1</sub>	data inputs from source 1
4, 7, 12, 9	1Y to 4Y	3-state multiplexer outputs
8	GND	ground (0 V)
15	ŌĒ	3-state output enable input (active LOW)
16	Vcc	positive supply voltage

### **Quad 2-Input Multiplexer**

### 74HC/HCT257








Fig. 2 Logic symbol.






#### **FUNCTION TABLE**

	IN	OUTPUT		
ŌĒ	s	nlo	nΥ	
Н	х	Х	Х	Z
L L L	HHLL	X L H	L X X	L H L H

H = HIGH voltage level L = LOW voltage level

X = don't care

Z = high impedance OFF-state



### Quad 2-Input Multiplexer

### 74HC/HCT257

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

				•	т <sub>ать</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74H0	;			UNIT	Vcc	WAVEFORMS		
STIVIBOL	PANAMETER		+25		<b>-40</b> 1	to +85	-40 to	o +125	CIVIT	VCC	WAVEIONING		
	,	min.	typ.	max.	min.	max.	min.	max.					
tPHL/ tPLH	propagation delay nlo to nY; nlo to nY		36 13 10	110 22 19		140 28 24		165 33 28	ns	2.0 4.5 6.0	Fig. 6		
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay S to nY		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6		
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to nY		33 12 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to nY		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6		

### 7

### **Quad 2-Input Multiplexer**

### 74HC/HCT257

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
nl <sub>0</sub>	0.40
nl <sub>1</sub>	0.40
OE	1.35
S	0.65

#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 


				•	Г <sub>ать</sub> (	°C)					TEST CONDITIONS			
SYMBOL	PARAMETER				74H0	т			UNIT	vcc	WAVEFORMS			
STINDOL	FANAMETEN		+25		<b>-40</b>	to +85	-40 t	o +125	O.C.	V	WAVE OTHER			
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nlo to nY; nlo to nY		16	30		38		45	ns	4.5	Fig. 6			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay S to nY		20	35		44		53	ns	4.5	Fig. 6			
t <sub>PZH</sub> /	3-state output enable time OE to nY		15	30		38		45	ns	4.5	Fig. 7			
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to nY		16	30		38		45	ns	4.5	Fig. 7			
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		5	12		15		18	ns	4.5	Fig. 6			

### **Quad 2-Input Multiplexer**

### 74HC/HCT257

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT258 Quad 2-Input Multiplexer

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Inverting data path
- 3-state outputs interface directly with system bus
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT258 are high-speed Si-gate CMOS devices and are pin compatible with low power Schotttky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT258 have four identical 2-input multiplexers with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common data select input (S).

The data inputs from source 0 (11<sub>0</sub> to 41<sub>0</sub>) are selected when input S is LOW and the data inputs from source 1 (11<sub>1</sub> to 41<sub>1</sub>) are selected when S is HIGH. Data appears at the outputs (17 to 47) in inverted form from the select inputs. The "258" is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

The outputs are forced to a high impedance OFF-state when  $\overrightarrow{OE}$  is HIGH. The logic equations for the outputs are:

$$\begin{aligned} \mathbf{1}\overline{\mathbf{Y}} &= \overline{\overline{OE}.(11_1.S + 11_0.\overline{S})} \\ 2\overline{\mathbf{Y}} &= \overline{\overline{OE}.(21_1.S + 21_0.\overline{S})} \end{aligned}$$

 $3\overline{Y} = \overline{OE}.(3I_1.S + 3I_0.\overline{S})$   $4\overline{Y} = \overline{OE}.(4I_1.S + 4I_0.\overline{S})$ 

The "258" is identical to the "257" but has inverting outputs.

#### **TYPICAL** CONDITIONS UNIT SYMBOL PARAMETER HC HCT propagation delay $C_L = 15 pF$ tPHL/ $nl_0$ , $nl_1$ , S to $n\overline{Y}$ $V_{CC} = 5 V$ 14 16 ns <sup>t</sup>PLH $C_1$ input capacitance 3.5 3.5 ρF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT258N: 16-pin plastic DIP; NJ1 package 74HC / HCT258D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	s	common data select input
2, 5, 14, 11	11 <sub>0</sub> to 41 <sub>0</sub>	data inputs from source 0
3, 6, 13, 10	11 <sub>1</sub> to 41 <sub>1</sub>	data inputs from source 1
4, 7, 12, 9	1₹ to 4₹	3-state multiplexer outputs
8	GND	ground (0 V)
15	ŌĒ	3-state output enable input (active LOW)
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**


	IN	OUTPUT		
ŌĒ	s	nlo	n₹	
Н	х	х	х	Z
L L L	H H L	X X L H	L H X	H L H L

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state



# Signetics

# 74HC/HCT259 8-Bit Addressable Latch

Product Specification

#### **HCMOS Products**

#### **FEATURES**

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT259 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT259 are high-speed 8-bit addressable latches designed for general purpose storage applications in digital systems. The "259" are multifunctional devices capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs ( $\Omega_0$  to  $\Omega_7$ ), functions are available.

The "259" also incorporates an active LOW common reset ( $\overline{MR}$ ) for resetting all latches, as well as, an active LOW enable input ( $\overline{LE}$ ).

The "259" has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs.

In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A<sub>0</sub> to A<sub>2</sub>) and data (D) input. When operating the "259" as an addressable latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operations of the "259".

SYMBOL	PARAMETER	CONDITIONS	TYP	LIBUT		
STWIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT	
tPHL/ tPLH tPHL	propagation delay D to Ω <sub>n</sub> A <sub>n</sub> , LE to Ω <sub>n</sub> MR to Ω <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	18 17 15	20 20 20	ns ns ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	19	19	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

TO OPDATCO ATT 2 TOEA TOC A 107 WHERE

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT259N: 16-pin plastic DIP; NJ1 package 74HC / HCT259D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs
4, 5, 6, 7, 9 10, 11, 12	Ω <sub>0</sub> to Ω <sub>7</sub>	latch outputs
8	GND	ground (0 V)
13	D	data input
14	LE	latch enable input (active LOW)
15	MR	conditional reset input (active LOW)
16	Vcc	positive supply voltage


### 7


### 8-Bit Addressable Latch

### 74HC/HCT259









#### MODE SELECT TABLE

LE	MR	MODE
L H L H	H H L	addressable latch memory active HIGH 8-channel demultiplexer reset


#### **FUNCTION TABLE**

	INPUTS						OUTPUTS							
OPERATING MODES	MR	LE	D	Α0	Α1	A <sub>2</sub>	$\alpha_0$	α <sub>1</sub>	$Q_2$	σ3	04	$a_5$	$a_6$	Q7
master reset	L	Н	Х	х	Х	х	L	L	L	L	L	L	L	L
demultiplex (active HIGH) decoder (when D = H)			d d d d d d				Q=d L L L L	L Q=d L L L L	L L Q=d L L L	L L Q=d L L L	L L L Q=d L L	L L L L Q=d L	L L L L Q=d L	L L L L Q=d
store (do nothing)	Н	Н	х	х	х	х	90	91	92	<b>q</b> 3	94	95	q <sub>6</sub>	97
addressable latch			d d d d d d				Q=d q0 q0 q0 q0 q0 q0	91 Q=d 91 91 91 91	92 Q=d 92 92 92 92 92	q3 q3 q3 Q=d q3 q3 q3	Q4 Q4 Q4 Q4 Q=d Q4 Q4 Q4	95 95 95 95 95 Q=d 95	96 96 96 96 96 96 96 96	97 97 97 97 97 97 97 Q=d

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH LE transition
- q = lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared

### 8-Bit Addressable Latch

### 74HC/HCT259



### 7

### 8-Bit Addressable Latch

### 74HC/HCT259

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				T <sub>amb</sub> (	°C)		TEST CONDITIONS					
SYMBOL	PARAMETER		74HC									
		,	+25			-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHL</sub> / tPLH	propagation delay A <sub>n</sub> to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 8	
t <sub>PHL</sub> / t <sub>PLH</sub>	p <u>rop</u> agation delay LE to O <sub>n</sub>		55 20 16	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL	p <u>rop</u> agation delay MR to Ω <sub>n</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		119 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	
t₩	LE pulse width HIGH or LOW	70 14 12	17 6 5		90 18 15		105 21 12		ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	MR pulse width LOW	70 14 12	17 6 5		90 18 15		105 21 12		rts	2.0 4.5 6.0	Fig. 9	
t <sub>su</sub>	set-up time D, A <sub>n</sub> to LE	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Figs 10 and 11	
<sup>t</sup> h	hold time D to LE	0 0 0	-19 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 10	
t <sub>h</sub>	hold time A <sub>n</sub> to LE	2 2 2	11 4 3		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig. 11	

## 8-Bit Addressable Latch

74HC/HCT259

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
An	1.50
LE	1.50
D	1.20
MR	0.75

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

,				•	τ <sub>amb</sub> (		TEST CONDITIONS				
SYMBOL PA	PARAMETER		74HCT								WAVEFORMS
STWIDUL	FANAMETEN	+25			<b>-40</b> 1	to +85	-40 to +125		UNIT	V <sub>CC</sub>	WAVEIONWS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D to Q <sub>n</sub>		23	39		49	:	59	ns	4.5	Fig. 7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		25	42		53		63	ns	4.5	Fig. 8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		22	38		48		57	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		23	39		49		59	ns	4.5	Fig. 9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7
<sup>t</sup> W	LE pulse width HIGH or LOW	19	11		24		29		ns	4.5	Fig. 6
t₩	MR pulse width	18	10		23		27		ns	4.5	Fig. 9
t <sub>su</sub>	set-up time D to LE	17	10		21		26		ns	4.5	Fig. 10
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	17	10	\	21		26		ns	4.5	Fig. 11
th	hold time D to LE	0	-8		0		0		ns	4.5	Fig. 10
th	hold time A <sub>n</sub> to LE	0	-5		0		0		ns	4.5	Fig. 11

## 8-Bit Addressable Latch

## 74HC/HCT259

### **AC WAVEFORMS**




Fig. 6 Waveforms showing the enable input ( $\overline{LE}$ ) to output ( $Q_n$ ) propagation delays, the enable input pulse width and the output transition times.




Fig. 7 Waveforms showing the data input (D) to output  $(O_n)$  propagation delays and the output transition times.




Fig. 8 Waveforms showing the address inputs  $(\boldsymbol{A}_n)$  to outputs  $(\boldsymbol{\Omega}_n)$  propagation delays and the output transition times.




Fig. 9 Waveforms showing the conditional reset input  $(\overline{MR})$  to output  $(Q_n)$  propagation delays.




Fig. 10 Waveforms showing the data set-up and hold times for D input to  $\overline{LE}$  input.




Fig. 11 Waveforms showing the address set-up and hold times for  $A_n$  inputs to  $\overline{LE}$  input.

#### Note to Figs 10 and 11

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC7266 Quad 2-Input Exclusive-NOR Gate

**Product Specification** 

### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

• I<sub>CC</sub> category: SSI

### **GENERAL DESCRIPTION**

The 74HC7266 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC7266 provide the EXCLUSIVE-NOR function with active push-pull output.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	LIANT
STWIBUL	PANAMETER	COMPLICING	нс	UNIT
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11	ns
CI	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	note 1	17	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_1 = GND$  to  $V_{CC} = 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC 7266N: 14-pin plastic DIP; NH1 package 74HC 7266D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 5, 8, 12 2, 6, 9, 13	1A to 4A 1B to 4B	data inputs data inputs
3, 4, 10, 11	1Y to 4Y	data outputs
14	VCC	ground (0 V) positive supply voltage


## 7


# Quad 2-Input Exclusive-NOR Gate

# 74HC7266












Fig. 5 Logic diagram (one gate).

## **FUNCTION TABLE**

INPL	ITS	OUTPUT
nA	nB	nΥ
L L H	L H L H	H L L

H = HIGH voltage level L = LOW voltage level

# Quad 2-Input Exclusive-NOR Gate

74HC7266

#### DC CHARACTERISTICS FOR 74HC


For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications". Output capability: standard I<sub>CC</sub> category: SSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

SYMBOL PARAMETER		T <sub>amb</sub> (°C)								TEST CONDITIONS	
	PARAMETER									V	WAVEFORMS
OTHIBOL	TANAMETER		+25		-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tpHL/ tpLH	propagation delay nA, nB to nY		39 14 11	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

## **AC WAVEFORMS**



Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .

# Sianetics

# 74HC/HCT273 Octal D-Type Flip-Flop with Reset

**Product Specification** 

### **HCMOS Products**

#### **FEATURES**

- Ideal buffer for MOS microprocessor or memory
- Common clock and master reset
- Eight positive edge-triggered D-type
- See "377" for clock enable version
- See "373" for transparent latch
- See "374" for 3-state version
- Output capability; standard
- ICC category: MSI

## **GENERAL DESCRIPTION**

The 74HC/HCT273 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT273 have eight edgetriggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop.

All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input.

The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
STWIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT
tpHL/ tpLH	propagation delay CP to Q <sub>n</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 15	15 20	ns ns
f <sub>max</sub>	maximum clock frequency		66	36	MHz
cı	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	23	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

 $PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$  where:

f; = input frequency in MHz

 $C_L$  = output load capacitance in pF  $V_{CC}$  = supply voltage in V  $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

2. For HC the condition is V1 = GND to VCC

For HCT the condition is  $V_1 = GND$  to VCC - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT273N: 20-pin plastic DIP; NL1 package 74HC / HCT273D: 20-pin SOL-20; DL2 package


## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	master reset input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Ω <sub>0</sub> to Ω <sub>7</sub>	flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	Vcc	positive supply voltage


# 74HC/HCT273







# 74HC/HCT273




## **FUNCTION TABLE**

ODEDATING MODES		INPUTS	OUTPUTS	
OPERATING MODES	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
reset (clear)	L	Х	х	L
load "1"	н	1	h	н
load "0"	Н	1	ı	L

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the
LOW-to-HIGH CP transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the
LOW-to-HIGH CP transition

= LOW-to-HIGH transition

X = don't care



# 74HC/HCT273

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS	
average	DADAMETER	74HC								Vaa	WAVEFORMS
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 t	o +125	UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		50 18 14	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL <sup>/</sup>	propagation delay MR to Q <sub>n</sub>		50 18 14	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
tw	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	master reset pulse width LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time MR to CP	50 10 9	8 3 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
t <sub>h</sub>	hold time CP to D <sub>n</sub>	3 3 3	-8 -3 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	20 60 71		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

# 7

# Octal D-Type Flip-Flop with Reset

## 74HC/HCT273

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
MR	1.00
CP	1.75
D <sub>n</sub>	0.15


## **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
0.01001	PARAMETER		74HCT								WAVEFORMS	
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		18	35		44		53	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay MR to Q <sub>n</sub>		23	39		49		59	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6	
tW	clock pulse width HIGH or LOW	26	15		33		39		ns	4.5	Fig. 6	
tW	master reset pulse width LOW	17	10		21		26		ns	4.5	Fig. 7	
<sup>t</sup> rem	removal time MR to CP	15	4		19		22		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	9		20		24		ns	4.5	Fig. 8	
t <sub>h</sub>	hold time CP to D <sub>n</sub>	3	-3		3		3		ns	4.5	Fig. 8	
f <sub>max</sub>	maximum clock pulse frequency.	19	33		15		13		MHz	4.5	Fig. 6	

# 74HC/HCT273

### **AC WAVEFORMS**






Fig. 7 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(\mathbf{Q}_n)$  propagation delays and the master reset to clock (CP) removal time.




Fig. 8 Waveforms showing the data set-up and hold times for the data input  $(D_n)$ .

## Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

## Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC/HCT280 9-Bit Odd/Even Parity Generator/Checker

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Word-length easily expanded by cascading
- Similar pin configuration to the "180" for easy system up-grading
- Generates either odd or even parity for nine data bits
- Output capability: standard
- I<sub>CC</sub> category: MSI

# **GENERAL DESCRIPTION**

The 74HC/HCT280 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT280 are 9-bit parity generators or checkers commonly used to detect errors in high-speed data transmission or data retrieval systems. Both even and odd parity outputs are available for generating or checking even or odd parity up to 9 bits.

The even parity output ( $\Sigma_F$ ) is HIGH when an even number of data inputs (Io to Ig) are HIGH. The odd parity output  $(\Sigma_0)$  is HIGH when an odd number of data inputs are HIGH.

Expansion to larger word sizes is accomplished by tying the even outputs  $(\Sigma_F)$  of up to nine parallel devices to the data inputs of the final stage.

#### APPLICATIONS

- 25-line parity generator/checker
- 81-line parity generator/checker

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	FARAMETER	CONDITIONS	нс	нст	ONT	
tPHL/ tPLH	propagation delay ${\sf I_n}$ to $\Sigma_{\sf E}$ ${\sf I_n}$ to $\Sigma_{\sf O}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17 20	18 22	ns ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	65	65	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


## ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT280N: 14-pin plastic DIP: NH1 package 74HC / HCT280D: 14-pin SO-14; DH1 package

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	
8, 9, 10, 11, 12, 13, 1, 2, 4	l <sub>0</sub> to l <sub>8</sub>	data inputs	Ţ
5, 6	$\Sigma_{E}, \Sigma_{O}$	parity outputs	
7	GND	ground (0 V)	
14	v <sub>cc</sub>	positive supply voltage	








# 9-Bit Odd/Even Parity Generator/Checker


# 74HC/HCT280



### **FUNCTION TABLE**

INPUTS	OUTPUTS				
number of HIGH data inputs (I <sub>0</sub> to I <sub>8</sub> )	ΣΕ	ΣΟ			
even odd	H L	L H			

H = HIGH voltage level L =LOW voltage level



# 5

# 9-Bit Odd/Even Parity Generator/Checker

74HC/HCT280

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER	74HC								Voc	WAVEFORMS	
STIMBUL FARAI	TANAMETEN		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay $I_{n}$ to $\Sigma_{E}$		55 20 16	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay ${\sf I}_{\sf D}$ to $\Sigma_{\sf O}$		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 6	
₩ ₩ ₩	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	

# 9-Bit Odd/Even Parity Generator/Checker

74HC/HCT280

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


input	unit load coefficient
l <sub>n</sub>	1.0

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS
SYMBOL	DADAMETED				74H0	UNIT	V	WAVEFORMS			
SYMBOL PARAMETER	PARAMETER		+25		-40	-40 to +85 -		-40 to +125		v <sub>cc</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay $I_n$ to $\Sigma_E$		21	42		53		63	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay $I_n$ to $\Sigma_O$		26	45		56		68	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6

### **AC WAVEFORMS**



### Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT283 4-Bit Full Adder with Fast Carry

**Product Specification** 

## **HCMOS Products**

#### **FEATURES**

- High-speed 4-bit binary addition
- Cascadable in 4-bit increments
- Fast internal look-ahead carry
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT283 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT283 add two 4-bit binary words (An plus Bn) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_1$  to  $\Sigma_4$ ) and the out-going carry (COUT) according to the equation:

$$C_{1N} + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) =$$
  
=  $\Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 + 16C_{OUT}$   
Where (+) = plus.

Due to the symmetry of the binary add function, the "283" can be used with either all active HIGH operands (positive logic) or all active LOW operands (negative logic); see function table. In case of all active LOW operands the results  $\Sigma_1$  to  $\Sigma_4$  and  $C_{OUT}$  should be interpreted also as active LOW. With active HIGH inputs, CIN must be held LOW when no "carry in" is intended. Interchanging inputs of equal weight does not affect the operation, thus CIN, A1, B<sub>1</sub> can be assigned arbitrarily to pins 5, 6.7. etc.

See the "583" for the BCD version.

0)/14001	242445752	CONDITIONS	TYP	UNIT	
SYMBOL	PARAMETER	CONDITIONS	16 15 18 21 20 23 23 27 21 25 20 23 20 24 3,5 3.5	нст	UNII
tPHL/ tPLH	propagation delay $C_{IN}$ to $\Sigma_1$ $C_{IN}$ to $\Sigma_2$ $C_{IN}$ to $\Sigma_3$ $C_{IN}$ to $\Sigma_4$ $A_n$ or $B_n$ to $\Sigma_n$ $C_{IN}$ to $C_{OUT}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	18 20 23 21 20	21 23 27 25 23	ns ns ns ns ns ns
Cı	input capacitance		3,5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	88	92	pF

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz C<sub>1</sub> = output load capacitance in pF

f<sub>O</sub> = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


## **ORDERING INFORMATION / PACKAGE OUTLINES**


74HC / HCT283N: 16-pin plastic DIP; NJ1 package 74HC / HCT283D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	
4, 1, 13, 10	$\Sigma_1$ to $\Sigma_4$	sum outputs	
5, 3, 14, 12	A <sub>1</sub> to A <sub>4</sub>	A operand inputs	
6, 2, 15, 11	B <sub>1</sub> to B <sub>4</sub>	B operand inputs	
7	CIN	carry input	
8	GND	ground (0 V)	
9	COUT	carry output	
16	Vcc	positive supply voltage	

# 74HC/HCT283








# 7

# 4-Bit Full Adder with Fast Carry

# 74HC/HCT283



### **FUNCTION TABLE**

PINS	CIN	A <sub>1</sub>	A <sub>2</sub>	А3	A4	В1	В2	В3	В4	Σ1	Σ2	Σ3	Σ4	COUT	EXAMPLE
logic levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(a)
active LOW	1	1	0	1	0	0	1	1	0	0	О	1	1	0	(b)

1010 10011 (a) for active HIGH,


Example

(a) for active HIGH, example = (9 + 10 = 19) (b) for active LOW,

(b) for active LOW, example = (carry + 6 + 5 = 12)

1001

H = HIGH voltage level L = LOW voltage level



74HC/HCT283

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	Tamb	(°C)				TEST CONDITIONS		
0.44001					74H	С						
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			,	
tPHL/ tPLH	propagation delay $C_{1N}$ to $\Sigma_1$		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $C_{1N}$ to $\Sigma_2$		58 21 17	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $C_{1N}$ to $\Sigma_3$	,	63 23 18	195 39 33		245 49 42		295 59 50	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay C <sub>IN</sub> to Σ4		74 27 22	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $A_n$ or $B_n$ to $\Sigma_n$	-	69 25 20	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay C <sub>IN</sub> to C <sub>OUT</sub>		63 23 18	195 39 33		245 49 42		295 59 50	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay A <sub>n</sub> or B <sub>n</sub> to C <sub>OUT</sub>		63 23 18	195 39 33		245 49 42		295 59 50	ns	2.0 4.5 6.0	Fig. 6	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 16	ns	2.0 4.5 6.0	Fig. 6	

## 74HC/HCT283

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CIN	1.50
B <sub>2</sub> , A <sub>2</sub> , A <sub>1</sub>	1.00
B <sub>1</sub>	0.40
B4, A4, A3, B3	0.50


## **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_1 = 50 \text{ pF}$ 

					T <sub>amb</sub>	(°C)				Т	EST CONDITIONS
SYMBOL	PARAMETER				74H	СТ	UNIT				
STINIBUL	PARAMETER		+25		-40	-40 to +85		-40 to +125		VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $C_{\text{IN}}$ to $\Sigma_{\text{1}}$		18	31		39		47	ns	4.5	Fig. 6
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay $C_{1N}$ to $\Sigma_2$		25	43		54		65	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $C_{1N}$ to $\Sigma_3$		27	46		58		69	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay C <sub>IN</sub> to Σ <sub>4</sub>		31	53		66		80	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ or $B_n$ to $\Sigma_n$		29	49		61		74	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay CIN to COUT		27	46		58		69	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay A <sub>n</sub> or B <sub>n</sub> to COUT		28	48		60		72	ns	4.5	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6

## 74HC/HCT283

## **AC WAVEFORMS**



### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT297 Digital Phase-Locked Loop **Filter**

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Digital design avoids analog compensation errors
- Easily cascadable for higher order
- Useful frequency range: DC to 55 MHz typical (K-clock) DC to 35 MHz typical (I/D-clock)
- Dynamically variable bandwidth
- Very narrow bandwidth attainable
- Power-on reset
- Output capability: standard/bus driver
- I<sub>CC</sub> category: MSI

			TYF	PICAL		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay I/DCP to I/DOUT  \$\phi A_1, \phi B to XORPDOUT  \$\phi B, \phi A_2 to ECPDOUT	CL = 15 pF VCC = 5 V	15 13 19	18 13 19	ns	
f <sub>max</sub>	maximum clock frequency KCP I/DCP	V <sub>CC</sub> = 5 V	63 41	68 40	MHz	
CI	input capacitance		3.5	3.5	рF	
CPD	power dissipation capacitance per package	notes 1 and 2	18	19	pF	

GND = 0 V;  $T_{amb} = 25 °C$ ;  $t_r = t_f = 6 ns$ 

### GENERAL DESCRIPTION

The 74HC/HCT297 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT297 are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. These devices contain all the necessary circuits, with the exception of the divide-by-n counter, to build first order phase-locked-loops.

Both EXCLUSIVE-OR (XORPD) and edgecontrolled (ECPD) phase detectors are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-

Proper partioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Fig. 7) or to cascade to higher order phase-locked-loops.

(continued on next page)

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>1</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF


VCC = supply voltage in V

fo = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_I = GND$  to  $V_{CC} = 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT297N: 16-pin plastic DIP: NJ1 package 74HC / HCT297D: 16-pin SO-16; DJ1 package








### IN **PROGRESS**

Fig. 3 IEC logic symbol.

## 74HC/HCT297

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 1, 15, 14	A, B, C, D	modulo control inputs
3	ENCTR	K-counter enable input
4	K <sub>CP</sub>	K-counter clock input (LOW-to-HIGH, edge-triggered)
5	I/D <sub>CP</sub>	increment/decrement clock input (HIGH-to-LOW, edge-triggered)
6	D/Ū	down/up control
7	I/DOUT	increment/decrement bus output
8	GND	ground (0 V)
9, 10, 13	φΑ1, φΒ, φΑ2	phase inputs
11	XORPDOUT	EXCLUSIVE-OR phase detector output
12	ECPDOUT	edge-controlled phase detector output
16	Vcc	positive supply voltage



## **GENERAL DESCRIPTION (Cont'd)**

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With, A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth

or capture range and lengthens the lock time. Real-time control of loop bandwith by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked loop.

The "297" can perform the classic first-order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by  $V_{CC}$  and temperature variations but depends solely on

# K-COUNTER (DIGITAL CONTROL) FUNCTION TABLE

D	С	В	Α	MODULO (K)
L L L	L L L	L L H	L H L	inhibited 2 <sup>3</sup> 2 <sup>4</sup> 2 <sup>5</sup>
L L L	H H H	LHH	L H L H	2 <sup>6</sup> 2 <sup>7</sup> 2 <sup>8</sup> 2 <sup>9</sup>
H H H	L L L	LLHH	L H L H	2 <sup>10</sup> 2 <sup>11</sup> 2 <sup>12</sup> 2 <sup>13</sup>
H H H	H H H	ココエエ	L H L	2 <sup>14</sup> 2 <sup>15</sup> 2 <sup>16</sup> 2 <sup>17</sup>

# EXCLUSIVE-OR PHASE DETECTOR FUNCTION TABLE

φ <b>Α</b> 1	$\phi$ B	XORPDOUT
L	L	L
L	Н	Н
H	L	Н
Н	Н	L

# EDGE-CONTROLLED PHASE DETECTOR TABLE

φ <b>A</b> 2	φΒ	ECPDOUT
H or L	↓	H
↓	H or L	L
H or L	↑	no change
↑	H or L	no change

H = HIGH voltage level

L = LOW voltage level


↓ = HIGH-to-LOW transition

↑ = LOW-to-HIGH transition

accuracies of the K-clock, I/D-clock and loop propagation delays.

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error  $(\phi_{IN} - \phi_{OUT})$ . Within these limits the phase detector output varies linearly with the input phase

# 74HC/HCT297



## 74HC/HCT297

#### GENERAL DESCRIPTION (Cont'd)

error according to the gain  $k_d$ , which is expressed in terms of phase detector output per cycle or phase error. The phase detector output can be defined to vary between  $\pm 1$  according to the relation:

phase detector output =  $\frac{\% \text{ HIGH} - \% \text{ LOW}}{100}$ 

The output of the phase detector will be  $k_d\phi_e$ , where the phase error  $\phi_e = \phi_{IN} - \phi_{OUT}$ .

EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex

than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain  $(k_d)$  for an XORPD is 4 because its output remains HIGH (XORPDOUT = 1) for a phase error of 1/4 cycle.

Similarly,  $k_d$  for the ECPD is 2 since its output remains HIGH for a phase error of 1/2 cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a  $\phi_e$  defined to be zero. For the basic DPLL system of Fig. 6  $\phi_e$  = 0 when the phase detector output is a square wave.

The XORPD inputs are 1/4 cycle out-of-phase for zero phase error. For the ECPD,  $\phi_{\rm e}=0$  when the inputs are 1/2 cycle out-of-phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency Mfc, which is a multiple M of the loop centre frequency fc. When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio Mf<sub>c</sub>/K, the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is  $(k_d \phi_e Mf_c)/K$ .

The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is 1/2 of the input clock (I/D<sub>C</sub>p). The input clock is just a multiple, 2N, of the loop centre frequency. In response to a carry or borrow pulse, the I/D circuit will either add or delete a pulse at I/D<sub>OUT</sub>. Thus the output of the I/D circuit will be  $\rm Nf_C + (k_d\phi_e Mf_C)/2K$ .

The output of the N-counter (or the output of the phase-locked-loop) is thus:  $f_O = f_C + (k_d \phi_e M f_C)/2KN$ .

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just  $Mf_c/2KN$  or  $f_c/K$  for M = 2N.

Thus the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-locked-loop with a programmable VCO gain.




Fig. 6 DPLL using EXCLUSIVE-OR phase detection.






Fig. 7 DPLL using both phase detectors in a ripple-cancelation scheme.


# 7

# Digital Phase-Locked Loop Filter

## 74HC/HCT297







74HC/HCT297

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard/bus driver

ICC category: MSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	DADAMETED	74HC								.,	W41/550B140	
STWIBUL	PARAMETER	+25		-40 to +85		40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	I/DCb to I/DOUL		50 18 14	175 35 30	7	220 44 34		265 53 43	ns	2.0 4.5 6.0	Fig. 11	
tPHL/ tPLH	propagation delay φA <sub>1</sub> , φB to XORPD <sub>OUT</sub>		44 16 13	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 12	
tPHL/ tPLH	propagation delay \$\phi B, \$\phi A_2\$ to ECPDOUT		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 13	
tTHL/ tTLH	output transition time: bus driver output; I/D <sub>OUT</sub> (pin 7)		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 11	
tTHL/ tTLH	output transition time: standard outputs; XORPDOUT, ECPDOUT (pins 11, 12)		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 12 and 13	
tw	clock pulse width KCP	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 14	
tw	clock pulse width	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time D/U, ENCTR to KCP	120 24 20	33 12 10		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 14	
th	hold time D/U, ENCTR to KCP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 14	
f <sub>max</sub>	maximum clock pulse frequency KCP	6.0 30 35	19 57 68		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 14	
f <sub>max</sub>	maximum clock pulse frequency I/DCP	4.0 20 24	12 37 44		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig. 11	

74HC/HCT297

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard/bus driver

ICC category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
EN <sub>CTR</sub> , D/U	0.3
A, Β, C, D, Κ <sub>CP</sub> , φΑ <sub>2</sub>	0.6
I/D <sub>CP</sub> , φA <sub>1</sub> , φB	1.5


## **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V,  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL PARAME	PARAMETER	74HCT						UNIT	Vcc	WAVEFORMS	
			+25	1	40 t	,		o +125		V	
		min.	typ.	max.	min.	max.	min.	max.		-	
tPHL/ tPLH	propagation delay I/DCP to I/DOUT		21	35		44		53	ns	4.5	Fig. 11
tPHL/ tPLH	propagation delay φA <sub>1</sub> , φB to XORPD <sub>OUT</sub>		16	32		40		48	ns	4.5	Fig. 12
tPHL/ tPLH	propagation delay φΒ, φΑ <sub>2</sub> to ECPD <sub>OUT</sub>		22	44		55		66	ns	4.5	Fig. 13
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time bus driver output I/D <sub>OUT</sub> (pin 7)		5	12		15		18	ns	4.5	Fig. 11
tTHL/ tTLH	output transition time standard outputs XORPDOUT, ECPDOUT (pins 11, 12)		7	15		95		110	ns	4.5	Figs 12 and 13
tw	clock pulse width KCP	16	8		20		24		ns	4.5	Fig. 14
tw	clock pulse width	25	13		31		38		ns	4.5	Fig. 11
t <sub>su</sub>	set-up time D/Ū, ENCTR to KCP	24	13		31		38		ns	4.5	Fig. 14
th	hold time D/Ū, EN <sub>CTR</sub> to K <sub>CP</sub>	0	-8		0		0		ns	4.5	Fig. 14
f <sub>max</sub>	maximum clock pulse frequency KCP	30	62		38		45		MHz	4.5	Fig. 14
f <sub>max</sub>	maximum clock pulse frequency I/D <sub>CP</sub>	20	36		16		13		MHz	4.5	Fig. 11

## 74HC/HCT297

### **AC WAVEFORMS**



clock pulse width, output transition times and maximum clock pulse frequency.






Fig. 14 Waveforms showing the clock (KCP) pulse width and the maximum clock pulse frequency, and the input (D/U, ENCTR) to clock (KCP) set-up and hold times.



## Note to Fig. 14

The shaded areas indicate when the input is permitted to change for predictable output performance.



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

# Signetics

# 74HC/HCT299 8-Bit Universal Shift Register

**Product Specification** 

#### **HCMOS Products**

## **FEATURES**

- Multiplexed inputs/outputs provide improved bit density
- Four operating modes: shift left shift right

hold (store) load data

- Operates with output enable or at high-impedance OFF-state (Z)
- 3-state outputs drive bus lines directly
- Can be cascaded for n-bits word length
- Output capability: bus driver (parallel I/Os) standard (serial outputs)

GENERAL DESCRIPTION

Icc category: MSI

The 74HC/HCT299 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT299 contain eight edgetriggered D-type flip-flops and the interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and hold operations. The type of operation is determined by the mode select inputs (So and S1), as shown in the mode select table.

All flip-flop outputs have 3-state buffers to separate these outputs (I/O<sub>0</sub> to I/O<sub>7</sub>) such, that they can serve as data inputs in the parallel load mode. The serial outputs (Qn and Q7) are used for expansion in serial shifting of longer words.

A LOW signal on the asynchronous master reset input (MR) overrides the Sn and clock (CP) inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock pulse. Inputs can change when the clock is either state, provided that the recommended set-up and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on the 3-state output enable inputs (OE1 or OE2) disables the 3-state buffers and the I/On outputs are set to the high-impedance OFF-state. In this condition, the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both So and S1, when in preparation for a parallel load operation.

**TYPICAL** SYMBOL CONDITIONS UNIT PARAMETER нст HC propagation delay tPHL/ CP to Qn, Q7 20 18 ns <sup>t</sup>PLH  $C_L = 15 pF$ CP to I/On 20 18 ns  $V_{CC} = 5V$ MR to Q<sub>0</sub>, Q<sub>7</sub> 21 21 <sup>t</sup>PHL or I/On f<sub>max</sub> maximum clock frequency 43 43 MHz рF С input capacitance C1/0 input/output capacitance 10 10 ρF power dissipation pF CPD notes 1 and 2 170 170 capacitance per package

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT299N: 20-pin plastic DIP: NL1 package 74HC / HCT299D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 19	S <sub>0</sub> , S <sub>1</sub>	mode select inputs
2, 3	OE <sub>1</sub> , OE <sub>2</sub>	3-state output enable inputs (active LOW)
7, 13, 6, 14, 5, 15, 4, 16	1/0 <sub>0</sub> to 1/0 <sub>7</sub>	parallel data inputs or 3-state parallel outputs (bus driver)
8, 17	Q <sub>0</sub> , Q <sub>7</sub>	serial outputs (standard output)
9	MR	asynchronous master reset input (active LOW)
10	GND	ground (0 V)
11	DSR	serial data shift-right input
12	CP	clock input (LOW-to-HIGH, edge-triggered)
18	D <sub>SL</sub>	serial data shift-left input
20	Vcc	positive supply voltage
	1	1

## 74HC/HCT299









## **MODE SELECT TABLE**

	INP	UTS		RESPONSE				
MR	S <sub>1</sub>	s <sub>0</sub>	СР	RESPONSE				
L	х	Х	х	asynchronous reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW				
H H H	H L H L	H H L	↑ ↑ X	$\begin{array}{l} \text{parallel load; I/O}_n \rightarrow \Omega_n \\ \text{shift right; D}_{SR} \rightarrow \Omega_0,  \Omega_0 \rightarrow \Omega_1  \text{etc.} \\ \text{shift left; D}_{SL} \rightarrow \Omega_7,  \Omega_7 \rightarrow \Omega_6  \text{etc.} \\ \text{hold} \end{array}$				


H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH CP transition

# 74HC/HCT299



# 74HC/HCT299

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver (parallel I/Os) standard (serial outputs)

I<sub>CC</sub> category: MSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)									TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	>			UNIT	vcc	WAVEFORMS	
	PARAMETER		+25		<b>–40</b>	to +85	-40 t	+125	UNIT	VCC	WAVEFORMS	
		rain.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub> , Q <sub>7</sub>		66 24 19	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to I/O <sub>n</sub>		66 24 19	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL	propagation delay MR to Ω <sub>0</sub> , Ω <sub>7</sub> or I/O <sub>n</sub>		69 25 20	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE <sub>n</sub> to Ω <sub>0</sub> , Ω <sub>7</sub> or I/O <sub>n</sub>		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
t <sub>PHZ</sub> /	$\frac{3\text{-state output disable time}}{\overline{\text{OE}}_{n}}$ to $\Omega_{0}$ , $\Omega_{7}$ or $I/O_{n}$		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 9	
t <sub>THL</sub> / tTLH	output transition time bus driver (I/O <sub>n</sub> )		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / tTLH	output transition time standard (Q <sub>0</sub> , Q <sub>7</sub> )		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	115 23 20	22 8 6		145 29 25		175 35 30		ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	master reset pulse width LOW	100 20 17	19 7 6		125 25 21		150 30 26	1	ns	2.0 4.5 6.0	Fig. 7	
t <sub>rem</sub>	removal time MR to CP	75 15 13	19 7 6		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time I/O <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	135 27 23	44 16 13		170 34 29		205 41 35		ns	2.0 4.5 6.0	Fig. 6	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	150 30 26	50 18 14		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 8	

## 74HC/HCT299

## AC CHARACTERISTICS FOR 74HC (continued)

 $GND = 0 V; t_r = 6 ns; C_L = 50 pF$ 

			-	T <sub>amb</sub> (°C)					TEST CONDITIONS				
CVMDOL	DADAMETED				74H	2			UNIT	Vac	WAVEFORMS		
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	ONT	v <sub>CC</sub>	WAVEIONNS		
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>h</sub>	hold time I/O <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	0 0 0	-30 -11 -9		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 6		
t <sub>h</sub>	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0 0 0	-33 -12 -10		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 8		
f <sub>max</sub>	maximum clock pulse frequency	4 22 26	13 39 46		4 18 21		3 15 18		MHz	2.0 4.5 6.0	Fig. 6		

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver (parallel I/Os) standard (serial outputs)

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT					
I/O <sub>n</sub> D <sub>SR</sub> , D <sub>SL</sub>	0.20 0.20					
CP, So	0.60					
MR, S <sub>1</sub>	0.20					
ŌĒ <sub>n</sub>	0.30					

# 74HC/HCT299

## **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
		74HCT							LINUT	Vaa	WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEPURIVIS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub> , Q <sub>7</sub>		20	35		44		53	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to I/O <sub>n</sub>		20	43		54		65	ns	4.5	Fig. 6
tPHL	propagation delay MR to Q <sub>0</sub> , Q <sub>7</sub> or I/O <sub>n</sub>		25	46		58		69	ns	4.5	Fig. 7
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time $\overline{OE}_n$ to $Q_0$ , $Q_7$ or $I/O_n$		20	37		46		56	ns	4.5	Fig. 9
t <sub>PHZ</sub> / t <sub>PLZ</sub>	$\begin{array}{c} \text{3-state output disable time} \\ \overline{\text{OE}}_{n} \text{ to } \Omega_{0},  \Omega_{7} \\ \text{or I/O}_{n} \end{array}$		22	37		46		56	ns	4.5	Fig. 9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time bus driver (I/O <sub>n</sub> )		5	12		15		18	ns	4.5	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time standard (Q <sub>0</sub> , Q <sub>7</sub> )		7	15		19		22	ns	4.5	Fig. 6
tW	clock pulse width HIGH or LOW	25	13		33		39		ns	4.5	Fig. 6
t <sub>W</sub>	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time MR to CP	10	2		9		11		ns	4,5	Fig. 7
t <sub>su</sub>	set-up time I/O <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	25	14		31		38		ns	4.5	Fig. 6
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	32	19		40		48		ns	4.5	Fig. 8
t <sub>h</sub>	hold time I/O <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	0	-12		0		0		ns	4.5	Fig. 6
th	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0	-13		0		0		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	22	40		18		15		MHz	4.5	Fig. 6

## 74HC/HCT299

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock (CP) to output ( $I/O_n$ ,  $O_0$ ,  $O_7$ ) propagation delays, the clock pulse width, the  $I/O_n$ ,  $D_{SR}$  and  $D_{SL}$  to CP set-up and hold times, the output transition times and the maximum clock frequency.

## Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the master reset ( $\overline{MR}$ ) pulse width (LOW), the master reset to output (I/O<sub>n</sub>, Q<sub>0</sub>, Q<sub>7</sub>) propagation delays and the master reset to clock (CP) removal time.




Fig. 8 Waveforms showing the set-up and hold times from the mode control inputs ( $S_0$ ,  $S_1$ ) to the clock (CP).




Fig. 9 Waveforms showing the 3-state enable and disable times for  $\overline{OE}_n$  inputs.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# 74HC/HCT354 8-Input Multiplexer/Register with Transparent Latches

**Objective Specification** 

### **HCMOS Products**

### **FEATURES**

- Transparent data latch
- Transparent address latch
- Easily expanding
- Complementary outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI


### **GENERAL DESCRIPTION**

The 74HC/HCT354 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT354 data selectors/ multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input (LE).

The transparent 8-bit data latches are enabled when the active LOW data enable input ( $\overline{E}$ ) is LOW. When the output enable input  $\overline{OE}_1$  = HIGH,  $\overline{OE}_2$  = HIGH or  $OE_3$  = LOW, the outputs go to the high impedance OFF-state. Operation of these output enable inputs

does not affect the state of the latches.



CVMDOL	PARAMETER	CONDITIONS	TYP	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONT
tPHL/ tPLH	propagation delay $S_n$ , $D_n$ to $Y$ , $\overline{Y}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	23	25	ns
CI	input capacitance		3.5	3.5	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT354N: 20-pin plastic DIP; NL1 package 74HC / HCT354D: 20-pin SOL-20; DL2 package

PIN NO.	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	D <sub>0</sub> to D <sub>7</sub>	data inputs
9	GND	data enable input (active LOW) ground (0 V)
11	ĹĒ	latch enable input (active LOW)
14, 13, 12	S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>	select inputs
15, 16	$\overline{OE}_1$ , $\overline{OE}_2$	output enable inputs (active LOW)
17	OE <sub>3</sub>	output enable input (active HIGH)
18	7	3-state multiplexer output (active LOW)
19	Y	3-state multiplexer output (active HIGH)
20	Vcc	positive supply voltage

### 8-Input Multiplexer/Register with Transparent Latches

### 74HC/HCT354

### **FUNCTION TABLE**

			INP	UTS			оит	PUTS	
AD	DRES	s *		OUT	PUT EN	ABLE			DESCRIPTION
s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	Ē	OE <sub>1</sub> OE <sub>2</sub> OE <sub>3</sub>			Y	₹	
×××	X X X	X X X	X X X	H X X	X H X	X X L	Z Z Z	Z Z Z	outputs in high impedance OFF-state
L L L	エエトト	H	L L L	L L L	L L L	H H H	D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub>	D 0 D 1 D 2 D 3	data latch is
H	ココエエ	L H L	L L L	L L L	L L L	I I I I	D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	transparent
L L L	HH	L H L	H H H	L L L	L L L	H H H	D <sub>0n</sub> D <sub>1n</sub> D <sub>2n</sub> D <sub>3n</sub>	D̄ <sub>0n</sub> D̄ <sub>1n</sub> D̄ <sub>2n</sub> D̄ <sub>3n</sub>	data is
H H H	LHH	H L H	H H H	L L L	L L L	H H H	D <sub>4n</sub> D <sub>5n</sub> D <sub>6n</sub> D <sub>7n</sub>	D <sub>4n</sub> D <sub>5n</sub> D <sub>6n</sub> D <sub>7n</sub>	latched

 $D_0$  to  $D_7=data$  at inputs  $D_0$  to  $D_7$   $D_{0n}$  to  $D_{7n}=data$  at inputs  $D_0$  to  $D_7$  before the most recent LOW-to-HIGH transition of  $\overline{E}$ 

H = HIGH voltage level

L = LOW voltage level X = don't care

Z = high impedance OFF-state

<sup>\*</sup> This column shows the input address set-up with LE = LOW

# **74HC/HCT356** 8-Input Multiplexer/Register

**Objective Specification** 

### **HCMOS Products**

### **FEATURES**

- Non-transparent data latch
- Transparent address latch
- Easily expanding
- Complementary outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**


The 74HC/HCT356 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT356 data selectors/multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input LE.

Data on the 8 input lines (D<sub>0</sub> to D<sub>7</sub>) is clocked into a edge-triggered data register by a LOW-to-HIGH transition of the clock (CP).

When the output enable input  $\overline{OE}_1$  = HIGH,  $\overline{OE}_2$  = HIGH or OE<sub>3</sub> = LOW, the outputs go to the high impedance OFF-state.

Operation of these output enable inputs does not affect the state of the latches and register.



SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STWIBUL	FANAMEIEN	CONDITIONS	нс	нст	UNII
tPHL/ tPLH	propagation delay $S_n$ , CP to Y, $\overline{Y}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	23	25	ns
Cl	input capacitance		3.5	3.5	pF

 $GND = 0 V; T_{amh} = 25 °C; t_r = t_f = 6 ns$ 

### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT356N: 20-pin plastic DIP; NL1 package 74HC / HCT356D: 20-pin SOL-20; DL2 package

PIN NO.	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	D <sub>0</sub> to D <sub>7</sub>	data inputs
9	CP	clock input (LOW-to-HIGH, edge-triggered)
10	GND	ground (0 V)
11	ΙĒ	latch enable input (active LOW)
14, 13, 12	S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>	select inputs
15, 16	$\overline{OE}_1$ , $\overline{OE}_2$	output enable inputs (active LOW)
17	OE <sub>3</sub>	output enable input (active HIGH)
18	₹	3-state multiplexer output (active LOW)
19	Y	3-state multiplexer output (active HIGH)
20	Vcc	positive supply voltage

### 8-Input Multiplexer/Register

### 74HC/HCT356

### **FUNCTION TABLE**

			INP	UTS			оит	PUTS	
ΑE	ADDRESS *			оит	PUT EN	ABLE			DESCRIPTION
s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	СР	ŌĒ <sub>1</sub>	ŌĒ <sub>2</sub>	OE <sub>3</sub>	Y	Ÿ	
X X	X X X	X X X	X X X	H X X	X H X	X X L	Z Z Z	Z Z Z	outputs in high impedance OFF-state
L L L	L H H	H	<b>† † † †</b>	L L L	L L L	Н Н Н	D <sub>0n</sub> D <sub>1n</sub> D <sub>2n</sub> D <sub>3n</sub>	<u>D</u> 0n <u>D</u> 1n <u>D</u> 2n D3n	data is clocked
H H H	L H H	L H L	<b>↑ ↑ ↑</b>	L L L	L L L	H H H	D <sub>4n</sub> D <sub>5n</sub> D <sub>6n</sub> D <sub>7n</sub>	D <sub>4n</sub> D <sub>5n</sub> D <sub>6n</sub> D <sub>7n</sub>	into latch
L L L	L H H	H L H	** ** **	L L L	L L L	H H H	D <sub>0p</sub> D <sub>1p</sub> D <sub>2p</sub> D <sub>3p</sub>	<u>D</u> <sub>0p</sub> <u>D</u> <sub>1p</sub> <u>D</u> <sub>2p</sub> D <sub>3p</sub>	outputs do not
HHH	L H H	L H L H	** ** **	L L L	L L L	H H H	D <sub>4p</sub> D <sub>5p</sub> D <sub>6p</sub> D <sub>7p</sub>	D <sub>4p</sub> D <sub>5p</sub> D <sub>6p</sub> D <sub>7p</sub>	change states

 $D_{0n}$  to  $D_{7n}$  = data present at inputs  $D_0$  to  $D_7$  when the data latch clock made the transition from LOW-to-HIGH

 $D_{0p}$  to  $D_{7p}$  = data previously latched into the data latch by the LOW-to-HIGH transition of the data latch clock

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- ↑ = LOW-to-HIGH CP transition
- ↓ = HIGH-to-LOW CP transition Z = high impedance OFF-state
- \* This column shows the input address set-up with  $\overline{LE} = LOW$ .
- \*\* CP is HIGH, LOW or ↓.

### 74HC/HCT365 Hex Buffer/Line Driver

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Non-inverting outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT365 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT365 are hex non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable inputs ( $\overline{OE}_1$ ,  $\overline{OE}_2$ ).

A HIGH on  $\overline{OE}_n$  causes the outputs to assume a high impedance OFF-state.

The "365" is identical to the "366" but has non-inverting outputs.

0.44501	DADAMETED	CONDITIONS	TYP	LINIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
tphl/ tplh	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns	
CI	input capacitance		3,5	3,5	рF	
CPD	power dissipation capacitance per buffer	notes 1 and 2	40	40	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>O</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT365N: 16-pin plastic DIP; NJ1 package 74HC / HCT365D: 16-pin SO-16; DJ1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	ŌĒ₁, ŌĒ₂	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1Y to 6Y	data outputs
8	GND	ground (0 V)
16	Vcc	positive supply voltage

### Hex Buffer/Line Driver


### 74HC/HCT365








### 74HC/HCT365



### **FUNCTION TABLE**

	INPUT	OUTPUT	
ŌĒ <sub>1</sub>	ŌĒ <sub>2</sub>	nΑ	nΥ
L L X H	L L H X	L H X X	L H Z Z

H = HIGH voltage level L = LOW voltage level X = don't care Z = high impedance OFF-state



### Hex Buffer/Line Driver

74HC/HCT365

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								Т	EST CONDITIONS
SYMBOL	PARAMETER				74H	2		.,			
01111102	I ANAME I EN	+25			40	to +85	-40	to +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to nY		30 11 9	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time OE <sub>n</sub> to nY		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tPHZ/ tPLZ	3-state output disable time OE <sub>n</sub> to nY		52 19 15	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPÚT	UNIT LOAD COEFFICIENT
OE <sub>1</sub>	1.00
OE <sub>2</sub>	0.90
nA	1.00


### 74HC/HCT365


### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub>	(°C)			Т	EST CONDITIONS	
0.44001	B. B. A. M. E. T. B.				74H0	ст			.,		
SYMBOL	PARAMETER	+25			-40 to	+85	-40 to	+125	UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to nY		14	25		31		38	ns	4.5	Fig. 6
tPZH/	3-state output enable time OE <sub>n</sub> to nY		16	35		44		53	ns	4.5	Fig. 7
t <sub>PHZ</sub> /	3-state output disable time OE <sub>n</sub> to nY		20	35		44		53	ns	4.5	Fig. 7
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 6

### **AC WAVEFORMS**





### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### 74HC/HCT366 Hex Buffer/Line Driver

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Inverting outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT366 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT366 are hex inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable inputs (OE<sub>1</sub>, OE<sub>2</sub>).

A HIGH on  $\overline{OE}_n$  causes the outputs to assume a high impedance OFF-state.

The "366" is identical to the "365" but has inverting outputs.

CVAADO	BADAMETES		TYP	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	10	11	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	30	30	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT366N: 16-pin plastic DIP; NJ1 package 74HC / HCT366D: 16-pin SO-16; DJ1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$\overline{OE}_1, \overline{OE}_2$	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1₹ to 6₹	data outputs
8	GND	ground (0 V)
16	Vcc	positive supply voltage


### 74HC/HCT366







### 74HC/HCT366




### **FUNCTION TABLE**

	INPUT	OUTPUT	
ŌĒ1	ŌĒ <sub>2</sub>	nA	nΫ
L L X H	L H X	L H X	H L Z Z

H = HIGH voltage level

L = LOW voltage level
X = don't care
Z = high impedance OFF-state



74HC/HCT366

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub>	(°C)			Т	TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	2	UNIT	V	MANEGODME		
STMBOL	FANAMEIEN		+25		-40 to	+85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagati <u>on</u> delay nA to nY		33 12 10	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time OE <sub>n</sub> to nY		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tPHZ/ tPLZ	3-state output disable time OEn to nY		55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
OE <sub>1</sub>	1.00
OE <sub>2</sub>	0.90
nA	1.00


### 74HC/HCT366


### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL					T <sub>amb</sub>	(°C)		т	TEST CONDITIONS			
	DADAMETED	74НСТ										
	PARAMETER		+25		-40 t	o +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA to nY		13	24		30		36	ns	4.5	Fig. 6	
tPZH/ tPZL	3-state output enable time OEn to nY		16	35		44		53	ns	4.5	Fig. 7	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output disable time OEn to nY		20	35		44		53	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 6	

### **AC WAVEFORMS**





### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### 74HC/HCT367 Hex Buffer/Line Driver

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Non-inverting outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT367 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT367 are hex non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable inputs (10E, 20E).

A HIGH on  $n\overline{OE}$  causes the outputs to assume a high impedance OFF-state.

The "367" is identical to the "368" but has non-inverting outputs.

CVMDOL	DADAMETED	CONDITIONS	TY	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII
tpHL/ tpLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	11	ns
Cl	input capacitance		3.5	3.5	рF
CPD	power dissipation capacitance per buffer	notes 1 and 2	30	32	pF

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

 For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT367N: 16-pin plastic DIP; NJ1 package 74HC / HCT367D: 16-pin SO-16; DJ1 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	10E, 20E	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1Y to 6Y	data outputs
8	GND	ground (0 V)
16	Vcc	positive supply voltage

### Hex Buffer/Line Driver


### 74HC/HCT367








### 74HC/HCT367



### **FUNCTION TABLE**

INP	UTS	OUTPUTS
nŌĒ	nA	nΥ
L L H	L H X	L H Z

H = HIGH voltage level
L = LOW voltage level
X = don't care
Z = high impedance OFF-state



### Hex Buffer/Line Driver

74HC/HCT367

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub>	(°C)			Т	EST CONDITIONS	
0.44001	DADAMETER	74HC									/
SYMBOL	PARAMETER		+25	,	-40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to nY		28 10 8	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time nOE to nY		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tPHZ/ tPLZ	3-state output disable time nOE to nY		55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
1 <u>0E</u>	1.00
20E	0.90
nA	1.00


### 74HC/HCT367


### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub>	(°C)			TEST CONDITIONS			
0)/14001	DADA45770	74HCT										
SYMBOL	PARAMETER	+25		<b>-40</b>	to + 85	-40	to +125	UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA to nY		14	25		31		38	ns	4.5	Fig. 6	
tPZH/ tPZL	3-state output enable time nOE to nY		16	35		44		53	ns	4.5	Fig. 7	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output disable time nOE to nY		21	35		44		53	ns	4.5	Fig. 7	
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 6	

### **AC WAVEFORMS**





### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### 74HC/HCT368 Hex Buffer/Line Driver

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Inverting outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT368 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT368 are hex inverting buffer/line drivers with 3-state outputs. The 3-state outputs  $(n\overline{Y})$  are controlled by the output enable inputs (10E, 20E).

A HIGH on nOE causes the outputs to assume a high impedance OFF-state.

The "368" is identical to the "367" but has inverting outputs.

0.44001		001151510110	TYF	PICAL		
SYMBOL	PARAMETER	CONDITIONS	9 1 3.5 3.	нст	UNIT	
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns	
CI	input capacitance		3.5	3.5	pF	
CPD	power dissipation capacitance per buffer	notes 1 and 2	30	30	pF	

GND = 0 V; 
$$T_{amb} = 25$$
 °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

fi = input frequency in MHz fo = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT368N: 16-pin plastic DIP; NJ1 package 74HC / HCT368D: 16-pin SO-16; DJ1 package

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	10E, 20E	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1₹ to 6₹	data outputs
8	GND	ground (0 V)
16	Vcc	positive supply voltage


### 74HC/HCT368







### 74HC/HCT368




### **FUNCTION TABLE**

INP	UTS	OUTPUTS
nŌĒ	nA	nΫ
L L H	L H X	H L Z

H = HIGH voltage level

L = LOW voltage level
X = don't care
Z = high impedance OFF-state



74HC/HCT368

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

					T <sub>amb</sub>	(°C)		TEST CONDITIONS			
SYMBOL	DADAMETED				74HC	;					
STWIDOL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to nY		30 11 9	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time nOE to nY		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tPHZ/ tPLZ	3-state output disable time nOE to nY		55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
1 <u>OE</u>	1.00
2OE	0.90
nA	1.00


### 74HC/HCT368


### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub>	(°C)				T	EST CONDITIONS
SYMBOL	PARAMETER				74H	т				.,	WAVEFORMS  Fig. 6  Fig. 7  Fig. 7
STIMBUL	FARAMETER		+25		-40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to n₹		13	24		30		36	ns	4.5	Fig. 6
tPZH/ tPZL	3-state output enable time nOE to nY		17	35		44		53	ns	4.5	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time nOE to nY		20	35		44		53	ns	4.5	Fig. 7
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		5	12		15		18	ns	4.5	Fig. 6

### **AC WAVEFORMS**





### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_1 = GND$  to 3 V.

# 74HC/HCT373 Octal D-Type Transparent Latch

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the "563", "573" and "533"
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### • ICC category: MSI

GENERAL DESCRIPTION
The 74HC/HCT373 are high-speed
Si-gate CMOS devices and are pin
compatible with low power Schottky
TTL (LSTTL). They are specified in
compliance with JEDEC standard no. 7.

The 74HC/HCT373 are octal D-type transparent latches featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches.

The "373" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the  $D_{\Pi}$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{\text{OE}}$  is LOW, the contents of the 8 latches are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the latches.

The "373" is functionally identical to the "533", "563" and "573", but the "563" and "533" have inverted outputs and the "563" and "573" have a different pin arrangement.

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT	
STWIDGE	PANAMETER	CONDITIONS	TYPICAL  HC HCT  12 14 15 13  3.5 3.5	нст	OWIT	
tPHL/ tPLH	propagation delay D <sub>n</sub> to Q <sub>n</sub> LE to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V			ns ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	45	41	pF	

 $GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$ 

fo = output frequency in MHz

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz (

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs

 For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT373N: 20-pin plastic DIP; NL1 package 74HC / HCT373D: 20-pin SOL-20; DL2 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Ω <sub>0</sub> to Ω <sub>7</sub>	3-state latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	Vcc	positive supply voltage

### Octal D-Type Transparent Latch

### 74HC/HCT373









### Octal D-Type Transparent Latch

### 74HC/HCT373





### **FUNCTION TABLE**

OPERATING MODES	1	NPUT	s	INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	LE	Dn	LATCHES	Ω <sub>0</sub> to Ω <sub>7</sub>
enable and read register (transparent mode)	L	H	L H	L H	L H
latch and read register	L	L	l h	L H	L H
latch register and disable outputs	H	L L	l h	L H	Z Z


H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

= LOW voltage level one set-up time prior to the

HIGH-to-LOW LE transition Z = high impedance OFF-state



### Octal D-Type Transparent Latch

### 74HC/HCT373

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				•	T <sub>amb</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER			_	74H0	:			UNIT	V	WAVEEODMS	
STINIBUL	FANAMETEN		+25		-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
:		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 8	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to On		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 7	
tW	LE pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> h	hold time D <sub>n</sub> to LE	5 5 5	-8 -3 -2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 10	

### Octal D-Type Transparent Latch

74HC/HCT373

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter."HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta l_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta l_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>n</sub> LE OE	0.30 1.50 1.00

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
0)/40001	DADAMETED			-	74CH	·T	-:		UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		17	30		38		45	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		16	32		40		48	ns	4.5	Fig. 8	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		19	32		40		48	ns	4.5	Fig. 9	
t <sub>PHZ</sub> /	3-state output disable time OE to Q <sub>n</sub>		18	30		38		45	ns	4.5	Fig. 9	
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 7	
tW	LE pulse width HIGH	16	6		20		24		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	12	6		15		18		ns	4.5	Fig. 10	
th	hold time D <sub>n</sub> to LE	4	-1		4		4		ns	4.5	Fig. 10	

### Octal D-Type Transparent Latch

### 74HC/HCT373

### **AC WAVEFORMS**




Fig. 7 Waveforms showing the data input  $(D_n)$  to output  $(Q_n)$  propagation delays and the output transition times.




Fig. 8 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output ( $\Omega_n$ ) propagation delays and the output transition times.




Fig. 9 Waveforms showing the 3-state enable and disable times.




Fig. 10 Waveforms showing the data set-up and hold times for  $D_{\mbox{\scriptsize n}}$  input to LE input.

### Note to Fig. 10

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# 74HC/HCT374 Octal D-Type Flip-Flop

**Product Specification** 

### **HCMOS Products**

#### **FEATURES**

- 3-state inverting outputs for bus oriented applications
- 8-bit positive, edge-triggered
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- ICC category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT374 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications.

A clock (CP) and an output enable (OE) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When OE is LOW, the contents of the 8 flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops,

The "374" is functionally identical to the "534", but has non-inverting outputs.

SYMBOL	`PARAMETER	CONDITIONS	TYF	UNIT	
	PARAMETER	CONDITIONS	нс	нст	CIVIT
t <sub>PHL</sub> /	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15	13	ns
f <sub>max</sub>	maximum clock frequency	ACC - 2 A	77	48	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	17	17	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF

fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC

For HCT the condition is  $V_1 = GND$  to VCC - 1.5 V


### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT374N: 20-pin plastic DIP; NL1 package 74HC / HCT374D: 20-pin SOL-20; DL2 package


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	3-state flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	Vcc	positive supply voltage

### Octal D-Type Flip-Flop


### 74HC/HCT374







### 74HC/HCT374



### **FUNCTION TABLE**

OPERATING MODES		NPUT	s	INTERNAL	OUTPUTS	
OF ENATING MODES	ŌĒ	СР	Dn	FLIP-FLOPS	Q <sub>0</sub> to Q <sub>7</sub>	
load and read register	L L	<b>↑</b>	l h	L H	L H	
load register and disable outputs	H	<b>↑</b>	l h	L H	Z Z	

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition



### 74HC/HCT374

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
		74HC							UNIT	V	WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to Q <sub>n</sub>		50 18 14	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to Ω <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to Ω <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
tW	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> h	hold time D <sub>n</sub> to CP	5 5 5	-6 -2 -2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	23 70 83		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

74HC/HCT374

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver  $I_{CC}$  category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
OE	1.25
CP	0.90
D <sub>n</sub>	0.35

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
		74HCT								V	WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>		16	32		40		48	ns	4.5	Fig. 6
tPZH/ tPZL	3-state output enable time OE to Q <sub>n</sub>		16	30		38		45	ns	4.5	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>		18	28		35		42	ns	4.5	Fig. 7
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	19	11		24		29		ns	4.5	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	7		15		18		ns	4.5	Fig. 8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5	-3		5		5		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	26	44		21		17		MHz	4.5	Fig. 6

### 74HC/HCT374

### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock (CP) to output  $(\mathbf{Q}_n)$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.






Fig. 8 Waveforms showing the data set-up and hold times for  $\mathsf{D}_n$  input.

### Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# **74HC/HCT377**Octal D-Type Flip-Flop with Data Enable

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Ideal for addressable register applications
- Data enable for address and data synchronization applications
- Eight positive-edge triggered D-type flip-flops
- See "273" for master reset version
- See "373" for transparent latch version
- See "374" for 3-state version
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT377 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT377 have eight edgetriggered, D-type flip-flops with individual D inputs and Q outputs.

A common clock (CP) input loads all flip-flops simultaneously when the data enable ( $\overline{E}$ ) is LOW.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output  $(\Omega_n)$  of the flip-flop.

The E input must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation.

SYMBOL	PARAMETER	CONDITIONS	ТҮР	LINUT	
STIMBUL	FARAMETER	CONDITIONS	нс	нст	UNIT
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	13	14	ns
f <sub>max</sub>	maximum clock frequency	. ACC - 2 A	76	54	MHz
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	20	pF

$$GND = 0 \text{ V}; T_{amb} = 25 \text{ °C}; t_r = t_f = 6 \text{ ns}$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT377N: 20-pin plastic DIP; NL1 package 74HC / HCT377D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Ē	data enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Ω <sub>0</sub> to Ω <sub>7</sub>	flip-flop outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	Vcc	positive supply voltage


# 7

# Octal D-Type Flip-Flop with Data Enable

# 74HC/HCT377








# Octal D-Type Flip-Flop with Data Enable

# 74HC/HCT377



#### **FUNCTION TABLE**

OPERATING		INPUTS	OUTPUTS	
MODES	СР	Ē	Dn	O <sub>n</sub>
load ''1''	1	ı	h	Н
load "0"	1	ı	ı	L
hold (do nothing)	↑ X	h H	X X	no change no change

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition


L = LOW voltage level

I = LOW voltage level one set-up time

prior to the LOW-to-HIGH CP transition

↑ = LOW-to-HIGH CP transition

X = don't care



# 7

# Octal D-Type Flip-Flop with Data Enable

74HC/HCT377

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)			TEST CONDITION				
SYMBOL	PARAMETER	74HC							UNIT	Vaa	WAVEFORMS		
STINIBOL	FARAMETER		+25		-40 to +85 -40		-40 to	-40 to +125		V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Ω <sub>n</sub>		44 16 13	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig. 6		
t <sub>THL</sub> / tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6		
tW	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6		
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7		
t <sub>su</sub>	set-up time Ē to CP	60 12 10	6 2 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7		
th	hold time D <sub>n</sub> to CP	3 3 3	-8 -3 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 7		
th	hold time Ē to CP	4 4 4	-3 -1 -1		4 4 4		4 4 4		ns.	2.0 4.5 6.0	Fig. 7		
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	23 70 83		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6		

# Octal D-Type Flip-Flop with Data Enable

# 74HC/HCT377

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
Ē	1.50
CP	0.50
D <sub>n</sub>	0.20

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
CVMPOL	PARAMETER				74H	т			UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>		17	32		40		48	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6	
tW	clock pulse width HIGH or LOW	20	9		25		30		ns	4.5	Fig. 6	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	4		15		18		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time E to CP	22	12		28		33 ,		ns	4.5	Fig. 7	
th	hold time D <sub>n</sub> to CP	2	-4		2		2		ns	4.5	Fig. 7	
t <sub>h</sub>	hold time E to CP	3	-2		3		3		ns	4.5	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency	27	48		22		18		MHz	4.5	Fig. 6	

# 7

# Octal D-Type Flip-Flop with Data Enable


# 74HC/HCT377

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.



#### Note to Fig. 7

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Sianetics

# 74HC/HCT390 **Dual Decade Ripple** Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**


- Two BCD decade or bi-guinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two master reset inputs to clear each decade counter individually
- Output capability: standard
- ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT390 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT390 are dual 4-bit decade ripple counters divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks (nCP0 and nCP1) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.

#### (continued on next page)



SYMBOL	PARAMETER	CONDITIONS	TYI	PICAL	UNIT
STWIBUL	FARAMETER	CONDITIONS	нс	нст	CINIT
tpHL/ tpLH	propagation delay $ \begin{array}{c} n\overline{CP}_0 \text{ to } n\Omega_0 \\ n\overline{CP}_1 \text{ to } n\Omega_1 \\ n\overline{CP}_1 \text{ to } n\Omega_1 \\ n\overline{CP}_1 \text{ to } n\Omega_2 \\ n\overline{CP}_1 \text{ to } n\Omega_3 \\ nMR \text{ to } \Omega_n \end{array} $	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 15 23 15 16	18 19 26 19 18	ns ns ns ns ns
f <sub>max</sub>	maximum clock frequency nCP <sub>0</sub> , nCP <sub>1</sub>		66	61	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	20	21	pF

 $GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>1</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f; = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF


VCC = supply voltage in V


 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT390N: 16-pin plastic DIP; NJ1 package 74HC / HCT390D: 16-pin SO-16; DJ1 package





# 74HC/HCT390



#### GENERAL DESCRIPTION (Cont'd.)

Each section is triggered by the HIGH-to-LOW transition of the clock inputs ( $n\overline{CP}_0$  and  $n\overline{CP}_1$ ). For BCD decade operation, the  $nQ_0$  output is connected to the  $n\overline{CP}_1$  input of the divide-by-5 section. For bi-quinary decade operation, the  $nQ_3$  output is connected to the  $n\overline{CP}_0$  input and  $nQ_0$  becomes the decade output.

The master reset inputs (1MR and 2MR) are active HIGH asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A HIGH level on the nMR input overrides the clocks and sets the four outputs LOW.

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1CP <sub>0</sub> , 2CP <sub>0</sub>	clock input divide-by-2 section (HIGH-to-LOW, edge-triggered)
2, 14	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 5, 6, 7	1Q <sub>0</sub> to 1Q <sub>3</sub>	flip-flop outputs
4, 12	1CP <sub>1</sub> , 2CP <sub>1</sub>	clock input divide-by-5 section (HIGH-to-LOW, edge triggered)
8	GND	ground (0 V)
13, 11, 10, 9	2Q <sub>0</sub> to 2Q <sub>3</sub>	flip-flop outputs
16	Vcc	positive supply voltage

# BCD COUNT SEQUENCE FOR 1/2 THE "390"

COUNT		OUTPUTS								
COONT	$\alpha_0$	Ω <sub>1</sub>	$o_2$	$\sigma^3$						
0	L	L	L	L L						
1	н	L	L	L						
2	L	L	L	L						
2 3 4 5 6	Н	Н	L							
4	L	L	Н	L						
5	Н	L	Н							
	L	H	Н	L						
7	H	H	H	L L H						
8	L	L	L							
9	Н	L	L	Н						

#### Note

Output  $Q_0$  connected to  $n\overline{CP}_1$  with counter input on  $n\overline{CP}_0$ .

H = HIGH voltage level L = LOW voltage level


#### BI-QUINARY COUNT SEQUENCE FOR 1/2 THE "390"

COUNT		OUTPUTS								
COUNT	$\sigma_0$	Ω <sub>1</sub>	$o_2$	$\sigma^3$						
0	L	L	L	L						
1	L	Н	Ē	L						
2	L	Ŀ	Н	L						
3	L	Н	Н	L						
4	L	L	L	н						
2 3 4 5 6	LLLHH	L	L	L						
6	Н	Н	L	L						
7	Н	L	Н	L						
8	H	Н	H	L						
9	Н	L	L	Н						

#### Note

Output Q3 connected to  $n\overline{CP}_0$  with counter input on  $n\overline{CP}_1$ .

# 74HC/HCT390



# 74HC/HCT390

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
0,44501			74HC						UNIT	,,	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40	to +85	-40 to +125		UNII	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub>		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> /	propagation delay nCP <sub>1</sub> to nQ <sub>1</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>2</sub>		74 27 22	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>3</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL	propagation delay nMR to nO <sub>n</sub>		52 19 15	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width nCP <sub>0</sub> , nCP <sub>1</sub>	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
tw	master reset pulse width nMR	80 17 14	28 10 8		105 21 18		130 26 22		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> rem	removal time nMR to nCP <sub>n</sub>	75 15 13	22 8 6		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	6.0 30 35	20 60 71		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

# 74HC/HCT390

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
n <u>CP</u> 0	0.45
nCP <sub>1</sub> , nMR	0.60

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				1	amb (	°C)			TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Т	UNIT	vcc	WAVEFORMS		
OT WIDOL		+25		-40 to +85		-40 to +125			v	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nCP <sub>0</sub> to nQ <sub>0</sub>		21	34		43		51	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>1</sub>		22	38		48		57	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay nCP <sub>1</sub> to nQ <sub>2</sub>		30	51		64		77	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>3</sub>		22	38		48		57	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>		21	36		45		54	ns	4.5	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15	4	19		22	ns	4.5	Fig. 6
tw	clock pulse width nCP <sub>0</sub> , nCP <sub>1</sub>	18	8		23		27		ns	4.5	Fig. 6
tw	master reset pulse width nMR	17	10		21		26		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time nMR to nCP <sub>n</sub>	15	8		19		22		ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	27	55		22		18		MHz	4.5	Fig. 6

# 7

# **Dual Decade Ripple Counter**

# 74HC/HCT390

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock  $(n\overline{CP}_n)$  to output  $(nQ_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 7 Waveforms showing the master reset (nMR) pulse width, the master reset to output  $(nQ_n)$  propagation delays and the master reset to clock  $(n\overline{CP}_n)$  removal time.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# 74HC/HCT393 **Dual 4-Bit Binary Ripple** Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1CP and 2 CP) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIMBUL	PARAMETER	CONDITIONS	НС	нст	ONT	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nCP to nQ <sub>0</sub> nQ to nQ <sub>n+1</sub> nMR to nQ <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12 5 11	20 6 15	ns ns ns	
f <sub>max</sub>	maximum clock frequency		99	53	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	23	25	pF	

GND = 0 V;  $T_{amb} = 25 \,^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

CL = output load capacitance in pF f; = input frequency in MHz

fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT393N: 14-pin plastic DIP; NH1 package 74HC / HCT393D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	1CP, 2CP	clock inputs (HIGH-to-LOW, edge-triggered)
2, 12	1MR, 2MR	asynchronous master reset inputs (active HIGH)
3, 4, 5, 6, 11, 10, 9, 8	1Q <sub>0</sub> to 1Q <sub>3</sub> , 2Q <sub>0</sub> to 2Q <sub>3</sub>	flip-flop outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage


# 7


# **Dual 4-Bit Binary Ripple Counter**


# 74HC/HCT393














#### **COUNT SEQUENCE FOR 1 COUNTER**

COUNT		OUT	PUTS	
COONT	σ0	Ω <sub>1</sub>	02	σ3
0 1 2 3	L H L H	L H H	L L L	L L L
4 5 6 7	L H L H	L H H	H H H	L L L
8 9 10 11	L H L	L L H	L L L	H H H
12 13 14 15	L H L	L H H	H H H	H H H

H = HIGH voltage level L = LOW voltage level

# **Dual 4-Bit Binary Ripple Counter**

# 74HC/HCT393

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	·			•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER		74HC								WAVEFORMS	
STIMBUL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nCP to nQ <sub>0</sub>		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL/	propagation delay nΩ <sub>n</sub> to nΩ <sub>n+1</sub>		14 5 4	45 9 8		55 11 9		70 14 12	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL	propagation delay nMR to nΩ <sub>n</sub>		39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	
tW	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
tW	master reset pulse width; HIGH	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>rem</sub>	removal time nMR to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	30 90 107		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 7	

# **Dual 4-Bit Binary Ripple Counter**

74HC/HCT393

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
1CP 2CP 1MR 2MR	0.4 0.4 1.0

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)			TEST CONDITIONS		
SYMBOL	DADAMETED				74H0	т	UNIT	V	WAVEFORMS		
	PARAMETER		+25			-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEIGIMO
		min.	typ.	max.	min.	max.	min.	max.			·
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nCP to nQ <sub>0</sub>		24	32		40		48	ns	4.5	Fig. 7
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nQ <sub>n</sub> to nQ <sub>n+1</sub>		6	12		15		18	ns	4.5	Fig. 7
<sup>t</sup> PHL	propagation delay nMR to nΩ <sub>n</sub>		18	32		40		48	ns	4.5	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 7
tW	clock pulse width HIGH or LOW	19	11		24		29		ns	4.5	Fig. 7
tw	master reset pulse width; HIGH	16	7		20		24		ns	4.5	Fig. 8
t <sub>rem</sub>	removal time nMR to nCP	5	0		5		5		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	27	48		22		18		MHz	4.5	Fig. 7

# **Dual 4-Bit Binary Ripple Counter**

# 74HC/HCT393

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the clock (n $\overline{\text{CP}}$ ) to output (1Q<sub>n</sub>, 2Q<sub>n</sub>) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 8 Waveforms showing the master reset (nMR) pulse width, the master reset to output  $(\Omega_n)$  propagation delays and the master reset to clock (nCP) removal time.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT423 Dual Retriggerable Monostable Multivibrator with Reset

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100% duty factor
- Direct reset terminates output pulse
- Schmitt-trigger action on all inputs except for the reset input
- Output capability: standard (except for nR<sub>EXT</sub>/C<sub>EXT</sub>)
- I<sub>CC</sub> category: MSI


#### GENERAL DESCRIPTION

The 74HC/HCT423 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT423 are dual retriggerable monostable multivibrators with output pulse width control by two methods. The basic pulse time is programmed by selection of an external resistor (R<sub>E</sub>X<sub>T</sub>) and capacitor (C<sub>E</sub>X<sub>T</sub>). The external resistor and capacitor are normally connected as shown in Fig. 6.

Once triggered, the basic output pulse width may be extended by retriggering the gated active LOW-going edge input ( $n\overline{A}$ ) or the active HIGH-going edge input ( $n\overline{B}$ ). By repeating this process, the output pulse periode ( $n\overline{Q}$  = HIGH,  $n\overline{Q}$  = LOW) can be made as long as desired. When  $n\overline{R}_{\overline{D}}$  is LOW, it forces the  $n\overline{Q}$  output LOW, the  $n\overline{Q}$  output HIGH and also inhibits the triggering.

(continued on next page)



SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
	FANAMETEN	CONDITIONS	нс	нст	CIVII
t <sub>PHL</sub> /	propagation delay $n\overline{A}$ , $nB$ to $n\Omega$ , $n\overline{\Omega}$ $n\overline{R}_D$ to $n\Omega$ , $n\overline{\Omega}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V R <sub>EXT</sub> = 5 kΩ C <sub>EXT</sub> = 0 pF	26 20	26 22	ns ns
Cl	input capacitance		3.5	3.5	рF
t <sub>W</sub>	minimum output pulse width nQ, nQ		75	75	ns


GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT423N: 16-pin plastic DIP; NJ1 package 74HC / HCT423D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1Ā, 2Ā	trigger inputs (negative-edge triggered)
2, 10	1B, 2B	trigger inputs (positive-edge triggered)
3, 11	1RD, 2RD	direct reset action (active LOW)
4, 12	1Q, 2Q	outputs (active LOW)
7	2R <sub>EXT</sub> /C <sub>EXT</sub>	external resistor/capacitor connection
8	GND	ground (0 V)
13, 5	1Q, 2Q	outputs (active HIGH)
14, 6	1C <sub>EXT</sub> , 2C <sub>EXT</sub>	external capacitor connection
15	1R <sub>EXT</sub> /C <sub>EXT</sub>	external resistor/capacitor connection
16	Vcc	positive supply voltage





## 74HC/HCT423



#### GENERAL DESCRIPTION (Cont'd)

Figures 7 and 8 illustrate pulse control by reset. The basic output pulse width is essentially determined by the values of the external timing components  $R_{EXT}$  and  $C_{EXT}$ . For pulse widths, when  $C_{EXT} < 10\,000$  pF, see Fig. 9. When  $C_{EXT} > 10\,000$  pF, the typical output pulse width is defined as:

 $t_W = 0.45 \times R_{EXT} \times C_{EXT}$  (typ.),

 $\begin{array}{ll} \text{where, } \ t_W &= \text{pulse width in ns;} \\ R_{EXT} = \text{external resistor in } k\Omega; \\ C_{EXT} = \text{external capacitor in pF.} \end{array}$ 

Schmitt-trigger action in the nA and nB inputs, makes the circuit highly tolerant to slower input rise and fall times.


#### **FUNCTION TABLE**


	INPUTS	OUTPUTS			
nR̄D	ηĀ	nB	ρn	Ω̄n	
L X X	X H X	X X L	L L L	Н Н Н	
Н	L	1	工	7	
Н	↓	Н	工	7.	

H = HIGH voltage level
L = LOW voltage level
X = don't care
↑ = LOW-to-HIGH transition
↓ = HIGH-to-LOW transition
\_\_\_ = one HIGH level output pulse

= one LOW level output pulse

# 74HC/HCT423





74HC/HCT423

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for nR<sub>EXT</sub>/C<sub>EXT</sub>)

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T		7	amb (	°C)				TEST CONDITIONS		
CVMDOL	DADAMETED				74H	)		V	WAVEFORMS/NOTES			
SYMBOL	PARAMETER	+25			-40 to +85 -40		-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS/NOTES	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nĀ, nB to nŌ, nQ		83 30 24	255 51 43		320 64 54		385 77 65	ns	2.0 4.5 6.0	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nRD to nQ, nQ		66 24 19	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0		
t <sub>W</sub>	trigger pulse width nĀ = LOW	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7	
tw	trigger pulse width nB = HIGH	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7	
tw	reset pulse width nRD = LOW	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 8	
tw	output pulse width nQ = HIGH nQ = LOW		450		_		_		μs	5.0	$C_{EXT}$ = 100 nF; $R_{EXT}$ = 10 k $\Omega$ ; Figs 7 and 8	
tw	output pulse width nQ = HIGH nQ = LOW		75				_		ns	5.0	$C_{EXT}$ = 0 pF; $R_{EXT}$ = 5 k $\Omega$ ; note 1; Figs 7 and 8	
t <sub>rt</sub>	retrigger time nA, nB		44		_		-		ns	5.0	$C_{EXT} = 0 pF;$ $R_{EXT} = 5 k\Omega;$ note 2; Fig. 8	
R <sub>EXT</sub>	external timing resistor	10 2		1000 1000	_		_		kΩ	2.0 5.0	Fig. 9	
C <sub>EXT</sub>	external timing capacitor				no lin	nits			pF	5.0	Fig. 9; note 3	

74HC/HCT423

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard (except for  $nR_{EXT}/C_{EXT}$ )  $I_{CC}$  category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nĀ, nB nRD	0.35 0.35

#### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

,				-	r <sub>amb</sub> (	°C)				-	TEST CONDITIONS
SYMBOL	PARAMETER				74HC	т			UNIT	V	WAVEFORMS/NOTES
STINBUL	PARAMETER		+25			-40 to +85		-40 to +125		VCC	WAVEFORINS/NOTES
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nĀ, nB to nQ, nQ		30	51		64		77	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ
t <sub>PHL</sub> /	propagation delay nRD to nQ, nQ		26	46		58		69	ns	4.5	C <sub>EXT</sub> = 0 pF; R <sub>EXT</sub> = 5 kΩ
tTHL <sup>/</sup>	output transition time		7	15		19		22	ns	4.5	
tw	trigger pulse width nA = LOW	20	7		25		30		ns	4.5	Fig. 7
w	trigger pulse width nB = HIGH	20	7		25		30		ns	4.5	Fig. 7
w	reset pulse width nRD = LOW	20	8		25		30		ns	4.5	Fig. 8
tW	output pulse width $nQ = HIGH$ $n\overline{Q} = LOW$		450		-		_		μs	5.0	$C_{EXT} = 100 \text{ nF};$ $R_{EXT} = 10 \text{ k}\Omega;$ Figs 7 and 8
w	output pulse width nQ = HIGH nQ = LOW		75		_		_		ns	5.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ note 1; Figs 7 and 8
<sup>t</sup> rt	retrigger time nĀ, nB		41		_		_		ns	5.0	$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega;$ note 2; Fig. 8
REXT	external timing resistor	2		1000	-		-		kΩ	5.0	Fig. 9
CEXT	external timing capacitor			1	no limi	ts			рF	5.0	Fig 9; note 3

74HC/HCT423

#### Notes to AC characteristics

1. For other REXT and CEXT combinations see Fig. 9.

```
If C_{EXT} > 10 nF, the next formula is valid:
```

tw = K x REXT x CEXT (typ.)

= output pulse width in ns; where, tw

REXT = external resistor in  $k\Omega$ ;  $C_{EXT}$  = external capacitor in pF; K = constant = 0.45 for  $V_{CC}$  = 5.0 V and 0.48 for  $V_{CC}$  = 2.0 V.

2. The time to retrigger the monostable multivibrator depends on the values of REXT and CEXT.

The output pulse width will only be extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time.

The inherent test jig and pin capacitance at pins 15 and 7 (nR<sub>EXT</sub>/C<sub>EXT</sub>) is approximately 7 pF.

If  $C_{EXT} > 10$  nF, the next formula (at  $V_{CC} = 5.0$  V) for the set-up time of a retrigger pulse is valid:

$$t_{rt} = 35 + (0.11 \times C_{EXT}) + (0.04 \times R_{EXT} \times C_{EXT})$$
 (typ.)

where, trt = retrigger time in ns;


 $C_{EXT}$  = external capacitor in pF;  $R_{EXT}$  = external resistor in  $k\Omega$ .


The inherent test jig and pin capacitance at pins 15 and 7 (nR<sub>EXT</sub>/C<sub>EXT</sub>) is approximately 7 pF.

3. When the device is powered-up, initiate the device via a reset pulse, when  $C_{EXT} < 50$  pF.

# 74HC/HCT423

#### **AC WAVEFORMS**








Fig. 9 Typical output pulse width as a function of the external capacitor values at  $V_{CC}$  = 5.0 V and  $T_{amb}$  = 25  $^{\circ}C.$ 

# 74HC/HCT533 Octal D-Type Transparent Latch

**Product Specification** 

#### **HCMOS Products**

#### **FEATURÉS**

- 3-state inverting outputs for bus oriented applications
- Common 3-state output enable input
- Output capability: bus driver
- ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT533 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT533 are octal D-type transparent latches f eaturing separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches.

The "533" consists of eight D-type transparent latches with 3-state inverting outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The "533" is functionally identical to the "373", "563" and "573", but the "373" and "573" have non-inverted outputs and the "563" and "573" have a different pin arrangement.

CVMDOL	DADAMETED	CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONT	
t <sub>PHL</sub> /	propagation delay D <sub>n</sub> to Q̄ <sub>n</sub> LE to Q̄ <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 17	16 19	ns ns	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	34	34	pF	

$$GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT533N: 20-pin plastic DIP; NL1 package 74HC / HCT533D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	$\overline{\Omega}_0$ to $\overline{\Omega}_7$	3-state latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	Vcc	positive supply voltage


# 7

# Octal D-Type Transparent Latch


# 74HC/HCT533








### 74HC/HCT533





#### **FUNCTION TABLE**

ODED A TIMO MODES	11	NPUT	s	INTERNAL	OUTPUTS	
OPERATING MODES	ŌĒ	LE	D <sub>n</sub>	LATCHES	$\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$	
enable and read register (transparent mode)	L	Н	L H	L H	H L	
latch and read register	L L	L	l h	L H	H L	
latch register and disable outputs	H H	X	X	X X	Z Z	


H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH LE transition or the HIGH-to-LOW OE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH LE transition or the HIGH-to-LOW OE transition

X = don't care Z = high impedance OFF-state



# 74HC/HCT533

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	Ր <sub>amb</sub> (	°C)					TEST CONDITIONS
SYMBOL	PARAMETER				74H	2	]	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	WANTEGRAG		
STINBUL		+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $D_n$ to $\overline{Q}_n$		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay LE to $\overline{\mathbb{Q}}_{n}$		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time $\overline{OE}$ to $\overline{Q}_n$		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{OE}$ to $\overline{\mathbb{Q}}_n$		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 7
tW	LE pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	50 10 9	3 1 1		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10
<sup>t</sup> h	hold time D <sub>n</sub> to LE	35 7 6	3 1 1		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig. 10

# 74HC/HCT533

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.15
LE	0.30
OE	0.55

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				٦	Γ <sub>amb</sub> (	°C)				TEST CONDITIONS	
SYMBOL	DARAMETER				74HC	т		V	WAVEFORMS		
STWIBUL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEIONING	
		min.	typ.	max.	min.	max.	min.	max.		-	
t <sub>PHL</sub> /	propagation delay D <sub>n</sub> to Ω <sub>n</sub>		19	34		43		51	ns	4.5	Fig. 7
tPHL/ tPLH	propagation delay LE to $\overline{\Omega}_n$		22	38		48		57	ns	4.5	Fig. 8
tPZH/ tPZL	3-state output enable time $\overline{\text{OE}}$ to $\overline{\Omega}_n$		18	35		44		53	ns	4.5	Fig. 9
tPHZ/ tPLZ	3-state output disable time $\overline{\text{OE}}$ to $\overline{\Omega}_{n}$		18	30		38		45	ns	4.5	Fig. 9
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 7
t <sub>W</sub>	LE pulse width HIGH	16	6		20		24		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	10	1		13		15		ns	4.5	Fig. 10
t <sub>h</sub>	hold time D <sub>n</sub> to LE	8	2		10		12		ns	4.5	Fig. 10

# 74HC/HCT533

#### **AC WAVEFORMS**




Fig. 7 Waveforms showing the data input ( $D_n$ ) to output ( $\overline{Q}_n$ ) propagation delays and the output transition times.




Fig. 8 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output  $(\overline{Q}_n)$  propagation delays and the output transition times.




Fig. 9 Waveforms showing the 3-state enable and disable times.




Fig. 10 Waveforms showing the data set-up and hold times for  $D_n$  input to LE input.

#### Note to Fig. 10

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# **Signetics**

# **74HC/HCT534**Octal D-Type Flip-Flop

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 3-state inverting outputs for bus oriented applications
- 8-bit positive, edge-triggered register
- Common 3-state output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT534 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT534 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and inverting 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The "534" is functionally identical to the "374", but has inverted outputs. The "534" consists of eight flip-flops with individual D-type inputs and 3-state inverting outputs. The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP

transition.
When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs.
When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

EVMBOL	DADAMETER	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONII	
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	12	13	ns	
f <sub>max</sub>	maximum clock frequency	VCC - 3 V	61	40	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	19	19	pF	

GND = 0 V; 
$$T_{amb} = 25$$
 °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

$$f_i$$
 = input frequency in MHz  $C_L$  = output load capacitance in pF

$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

For HCT the condition is  $V_1 = GND$  to VCC = 1.5 V

#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT534N: 20-pin plastic DIP; NL1 package 74HC / HCT534D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	$\overline{\Omega}_0$ to $\overline{\Omega}_7$	3-state outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
20	Vcc	positive supply voltage


# 7

# Octal D-Type Flip-Flop


# 74HC/HCT534







# 74HC/HCT534



#### **FUNCTION TABLE**


OPERATING MODES	IN	IPU	τs	INTERNAL	OUTPUTS
OPERATING MIDDES	ŌĒ	СР	Dn	FLIP-FLOPS	$\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$
load and read register	L L	<b>↑</b>	i h	L H	H L
load register and disable outputs	H H	<b>↑</b>	l h	L H	Z Z

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the
LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state ↑ = LOW-to-HIGH clock transition



# 74HC/HCT534

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)				-	TEST CONDITIONS
SYMBOL	PARAMETER				74HC		UNIT	Vcc	WAVEFORMS		
O I WIDOL		+25			-40 to +85		-40 to +125		ONL	V	
		ınin.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to $\overline{\Omega}_{n}$		41 15 12	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to On		33 12 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to $\overline{\Omega}_n$		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
tw	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	6 2 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> h	hold time D <sub>n</sub> to CP	3 3 3	-6 -2 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	18 55 66		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

74HC/HCT534

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
OE CP	1.25 0.90 0.35

#### **AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C) 74HCT							UNIT	TEST CONDITIONS	
										V	WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to $\overline{\mathbf{Q}}_{\mathbf{n}}$		16	30		38		45	ns	4.5	Fig. 6
tPZH/ tPZL	3-state output enable time $\overline{\text{OE}}$ to $\overline{\Omega}_{\text{n}}$		16	30		38		45	ns	4.5	Fig. 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to $\overline{\Omega}_{n}$		18	30		38		45	ns	4.5	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 6
tW	clock pulse width HIGH or LOW	23	14		29		35		ns	4.5	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	4		15		18		ns	4.5	Fig. 8
th	hold time D <sub>n</sub> to CP	3	-2		3		3		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	22	36		18		15		MHz	4.5	Fig. 6

### 74HC/HCT534

#### **AC WAVEFORMS**





Fig. 6 Waveforms showing the clock (CP) to output  $(\overline{Q}_n)$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.






Fig. 8 Waveforms showing the data set-up and hold times for  $D_n$  input.

#### Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# 74HC/HCT540 Octal Buffer/Line Driver

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

Inverting outputs

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT540 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT540 are octal inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs  $\overline{OE}_1$  and  $\overline{OE}_2$ . A HIGH on  $\overline{OE}_n$  causes the outputs to assume a high impedance OFF-state.

The "540" is identical to the "541" but has inverting outputs.

#### **FUNCTION TABLE**

	INPUTS		OUTPUT
ŌĒ <sub>1</sub>	ŌĒ <sub>2</sub>	An	₹n
L L X H	L H X	L H X	H L Z Z

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	PARAMETER	CONDITIONS	TYF	LIBUT	
STWIBOL	FANAMETEN	CONDITIONS	НС	нст	UNIT
tPHL/ tPLH	propagation delay $A_n$ to $\overline{Y}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	10	ns
CI	input capacitance		3.5	3.5	pF


GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT540N: 20-pin plastic DIP; NL1 package 74HC / HCT540D: 20-pin SOL-20; DL2 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 19	ŌĒ <sub>1</sub> , ŌĒ <sub>2</sub>	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>7</sub>	data inputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	∇ <sub>0</sub> to ∇ <sub>7</sub>	bus outputs
20	Vcc	positive supply voltage



# 74HC/HCT541 Octal Buffer/Line Driver

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

Non-inverting outputs

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT541 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT541 are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs  $\overline{OE}_1$  and  $\overline{OE}_2$ .

A HIGH on  $\overline{OE}_n$  causes the outputs to assume a high impedance OFF-state.

The "541" is identical to the "540" but has non-inverting outputs.

#### **FUNCTION TABLE**

	INPUTS							
ŌĒ <sub>1</sub>	ŌE <sub>2</sub>	An	Yn					
L L X H	L H X	L H X	L H Z Z					

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT
STWIBUL	FARAMETER	CONDITIONS	нс	нст	CIVIT
tPHL/ tPLH	propagation delay A <sub>n</sub> to Y <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	10	ns
CI	input capacitance		3.5	3.5	рF


GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT541N: 20-pin plastic DIP; NL1 package 74HC / HCT541D: 20-pin SOL-20; DL2 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 19	$\overline{OE}_1, \overline{OE}_2$	output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>7</sub>	data inputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	Y <sub>0</sub> to Y <sub>7</sub>	bus outputs
20	Vcc	positive supply voltage



7–451 January 1986

# 74HC/HCT563 Octal D-Type Transparent Latch

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 3-state inverting outputs for bus oriented applications
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessor
- Common 3-state output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT563 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT563 are octal D-type transparent latches featuring separate D-type inputs for each latch and inverting 3-state outputs for bus oriented applications.

A latch enable (LE) input and an output enable (OE) input are common to all latches.

The "563" is functionally identical to the "573", but has inverted outputs.

The "563" consists of eight D-type transparent latches with 3-state inverting outputs. The LE and  $\overline{OE}$  are common to all latches.

When LE is HIGH, data at the  $D_n$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{\text{OE}}$  is LOW, the contents of the 8 latches are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the latches.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STWIBUL	FARAWEIER	CONDITIONS	нс	нст	UNIT	
tpHL/ tpLH	propagation delay $D_n$ , LE to $\bar{\Omega}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14	16	ns	
Cl	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	30	30	pF	

$$GND = 0 \text{ V; } T_{amb} = 25 \,^{\circ}\text{C; } t_r = t_f = 6 \text{ ns}$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

$$f_0$$
 = output frequency in MHz  
 $\Sigma (C_1 \times V_{CC}^2 \times f_0)$  = sum of outputs

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT563N: 20-pin plastic DIP; NL1 package 74HC / HCT563D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
2, 3, 4, 5, 6, 7, 8, 9	D <sub>0</sub> to D <sub>7</sub>	data inputs
11	LE	latch enable input (active HIGH)
1	ŌĒ	3-state output enable input (active LOW)
10	GND	ground (0 V)
19, 18, 17, 16, 15, 14, 13, 12	$\overline{\Omega}_0$ to $\overline{\Omega}_7$	3-state latch outputs
20	Vcc	positive supply voltage

## Octal D-Type Transparent Latch


## 74HC/HCT563







## 74HC/HCT563



#### **FUNCTION TABLE**

OPERATING MODES	IN	IPUT	S	INTERNAL	оитритѕ
OPERATING MODES	ŌĒ	LE	Dn	LATCHES	$\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$
enable and read register	L L	H	L H	L H	H L
latch and read register	L	L L	l h	L H	H L
latch register and disable outputs	H	L L	l h	L H	Z Z


H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH LE transition

L = LOW voltage level

 = LOW voltage level one set-up time prior to the LOW-to-HIGH LE transition

Z = high impedance OFF-state



## 74HC/HCT563

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	;			UNIT	Voc	WAVEFORMS
STINIBUL	PARAWETER		+25		-40 to +85		-40 to +125		ONT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay $D_n$ to $\overline{Q}_n$		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LE to $\overline{\mathbf{Q}}_{\mathbf{n}}$		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time $\overline{\text{OE}}$ to $\overline{\Omega}_{n}$		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{\text{OE}}$ to $\overline{\Omega}_{\text{N}}$		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
t₩	enable pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> su	set-up time D <sub>n</sub> to LE	50 10 9	11 4 3		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> h	hold time D <sub>n</sub> to LE	4 4 4	-6 -2 -2		4 4 4		4 4 4		ns	2.0 4.5 6.0	Fig. 9

74HC/HCT563

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>n</sub>	0.35
LE	0.65
OE	1.25


### **AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


	,	T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL					74H	CT			UNIT	Vaa	WAVEFORMS
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		OMIT	v <sub>cc</sub>	WAVEIONING
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay $D_n$ to $\overline{\Omega}_n$		18	30		38		45	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay LE to Q <sub>n</sub>		19	35		44		53	ns	4.5	Fig. 7
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time $\overline{\text{OE}}$ to $\overline{\Omega}_n$		20	35		44		53	ns	4.5	Fig. 8
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output disable time $\overline{OE}$ to $\overline{\Omega}_n$		22	35		44		53	ns	4.5	Fig. 8
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 6
tW	enable pulse width HIGH	16	5		20		24		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	10	3		13		15		ns	4.5	Fig. 9
<sup>t</sup> h	hold time D <sub>n</sub> to LE	5	-1		5		5		ns	4.5	Fig. 9

## 74HC/HCT563

#### **AC WAVEFORMS**







LE INPUT 7287866

Fig. 9 Waveforms showing the data set-up and hold times for  $D_n$  input to LE input

#### Note to Fig. 9

D<sub>n</sub> INPUT

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **74HC/HCT564**Octal D-Type Flip-Flop

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 3-state inverting outputs for bus oriented applications
- 8-bit positive-edge triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT564 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT564 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and inverting 3-state outputs for bus oriented applications.

A clock (CP) and an output enable (OE) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The "564" is functionally identical to the "574", but has inverting outputs. The "564" is functionally identical to the "534", but has a different pinning.

CVMPOL	DADAMETED	CONDITIONS	TY	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to $\overline{\mathbb{Q}}_{n}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15	16	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	115	62	MHz	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	27	27	рF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>j</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>O</sub>) where:

$$VCC = \text{supply voltage in } V$$

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs  
2. For HC the condition is V<sub>1</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_1 = GND$  to  $V_{CC} = 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT564N: 20-pin plastic DIP; NL1 package 74HC / HCT564D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
19, 18, 17, 16, 15, 14, 13, 12	<u>Ω</u> <sub>0</sub> to <u>Ω</u> <sub>7</sub>	3-state flip-flop outputs
20	Vcc	positive supply voltage

## Octal D-Type Flip-Flop

## 74HC/HCT564










Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

ODED A TIMO MODES		INPUTS		INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	FLIP-FLOPS	Ō₀ to Ō⁊
load and read	L	†	l	L	H
register	L	†	h	H	L
load register and	H	<b>†</b>	l	L	Z
disable outputs	H		h	H	Z

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH clock transition



## Octal D-Type Flip-Flop

## 74HC/HCT564

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

` \ \		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	>	UNIT	V	WAVEFORMS		
STWIBUL	PARAMETER		+25		-40 to +85			-40 to +125		VCC	WAVEFORINS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to $\overline{\Omega}_{n}$		50 18 14	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 6
tPZH/ tPZL	3-state output enable time OE to $\overline{\Omega}_{n}$		44 16 13	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{\text{OE}}$ to $\overline{\Omega}_{\text{n}}$		50 18 14	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
tw	clock pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	6 2 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 7
t <sub>h</sub> :	hold time D <sub>n</sub> to CP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	38 105 125		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

## Octal D-Type Flip-Flop

74HC/HCT564

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle 1_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle 1_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
OE	0.80
D <sub>0</sub> to D <sub>7</sub>	0.25
CP	1.00

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS	
SYMBOL PARAMETER	DADAMETED	74HCT								Vaa	WAVEFORMS
	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to $\overline{\Omega}_{n}$		19	35		44		53	ns	4.5	Fig. 6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time $\overline{\text{OE}}$ to $\overline{\Omega}_{\text{n}}$		19	35		44		53	ns	4.5	Fig. 8
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{\text{OE}}$ to $\overline{\text{Q}}_{\text{n}}$		19	30		38		45	ns	4.5	Fig. 8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	18	8		23		27		nş	4.5	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	3		15		18		ns	4.5	Fig. 7
th	hold time D <sub>n</sub> to CP	3	-2		3		3		ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency	27	56		22		18		MHz	4.5	Fig. 6

## Octal D-Type Flip-Flop

## 74HC/HCT564

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock (CP) to output  $(\overline{\Omega}_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the data set-up and hold times for the data input  $(D_{\mbox{\scriptsize n}})$ .

#### Note to Fig. 7

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 8 Waveforms showing the 3-state enable and disable times.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

# 74HC/HCT573 Octal D-Type Transparent Latch

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors/microcomputers
- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the "563" and "373"
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT573 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7,

The 74HC/HCT573 are octal D-type transparent latches featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches.

The "573" consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are transparent. i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches. (continued on next page)

CVMDOL	DADAMETED	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	CIVII	
tpHL/ tpLH	propagation delay D <sub>n</sub> to Q <sub>n</sub> LE to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 15	17 15	ns ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	26	26	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

fi = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

fo = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT573N: 20-pin plastic DIP: NL1 package 74HC / HCT573D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 3, 4, 5, 6, 7, 8, 9	D <sub>0</sub> to D <sub>7</sub>	data inputs
11	LE	latch enable input (active HIGH)
1	ŌĒ	3-state output enable input (active LOW)
10	GND	ground (0 V)
19, 18, 17, 16, 15, 14, 13, 12	Q <sub>0</sub> to Q <sub>7</sub>	3-state latch outputs
20	VCC	positive supply voltage


## 74HC/HCT573







## 74HC/HCT573



#### GENERAL DESCRIPTION (Cont'd.)

The "573" is functionally identical to the "563" and "373", but the "563" has inverted outputs and the "373" has a different pin arrangement.

#### **FUNCTION TABLE**

ORED ATING MODES	II	INPUTS INTE		INTERNAL	OUTPUTS
OPERATING MODES	ŌĒ	LE	Dn	LATCHES	Q <sub>0</sub> to Q <sub>7</sub>
enable and read register (transparent mode)	L	H	L H	L H	L H
latch and read register	L L	L	l h	L H	L H
latch register and disable outputs	H H	LL	l h	L H	Z Z


H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = high impedance OFF-state



74HC/HCT573

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	Т <sub>ать</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER	74HC								Voo	WAVEFORMS	
O. MIDOL	TANAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LE to Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to Ω <sub>n</sub>		44 16 13	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>		55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8	
тн∟/ т∟н	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6	
tW	enable pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	50 10 9	11 4 3		65 13 11	,	75 15 13		ns	2.0 4.5 6.0	Fig. 9	
t <sub>h</sub>	hold time D <sub>n</sub> to LE	5 5 5			5 5 5	/	5 5 5		ns	2.0 4.5 6.0	Fig. 9	

## Octal D-Type Transparent Latch

## 74HC/HCT573

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>n</sub>	0.35
LE	0.65
OE	1.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т	UNIT	Vcc	WAVEFORMS			
STMBOL	TANAMETEN		+25		-40 to +85		-40 to +125		0,411	V	WAVETOTING	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		20	35		44		53	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		18	35		44		53	ns	4.5	Fig. 7	
t <sub>PZH</sub> / tPZL	3-state output enable time OE to Q <sub>n</sub>		17	30		38		45	ns	4.5	Fig. 8	
tPHZ/ tPLZ	3-state output disable time OE to Q <sub>n</sub>		18	30		38		45	ņs	4.5	Fig. 8	
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 6	
t₩	enable pulse width HIGH	16	6		20		24		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	13	7		16		20		ns	4.5	Fig. 9	
<sup>t</sup> h	hold time D <sub>n</sub> to LE	9	4		11		14		ns	4.5	Fig. 9	

## 74HC/HCT573

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the data input  $(D_n)$  to output  $(Q_n)$  propagation delays and the output transition times.




Fig. 7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output  $(\mathbf{Q}_{\mathbf{n}})$  propagation delays and the output transition times.




Fig. 8 Waveforms showing the 3-state enable and disable times.




Fig. 9 Waveforms showing the data set-up and hold times for  $\mathsf{D}_n$  input to LE input.

#### Note to Fig. 9

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **74HC/HCT574**Octal D-Type Flip-Flop

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 3-state non-inverting outputs for bus oriented applications
- 8-bit positive edge-triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT574 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and non-inverting 3-state outputs for bus oriented applications. A clock (CP) and an output enable ( $\overline{OE}$ ) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The "574" is functionally identical to the "564", but has non-inverting outputs. The "574" is functionally identical to the "374", but has a different pinning.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBUL	PARAMETER	CONDITIONS	нс	нст	UNII	
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF - V <sub>CC</sub> = 5 V	12	14	ns	
f <sub>max</sub>	maximum clock frequency	VCC = 5 V	60	60	MHz	
Cl	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	35	40	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>1</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_O$  = output frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_O)$  = sum of outputs

For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

#### **ORDERING INFORMATION / PACKAGE OUTLINES**


74HC / HCT574N: 20-pin plastic DIP; NL1 package 74HC / HCT574D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	3-state output enable input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	CP	clock input (LOW-to-HIGH, edge-triggered)
19, 18, 17, 16, 15, 14, 13, 12	Ω <sub>0</sub> to Ω <sub>7</sub>	3-state flip-flop outputs
20	Vcc	positive supply voltage


## Octal D-Type Flip-Flop

## 74HC/HCT574









#### **FUNCTION TABLE**

ODED ATINO MODES		INPUTS		INTERNAL	оитритѕ
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	FLIP-FLOPS	Q <sub>0</sub> to Q <sub>7</sub>
load and read	L	<b>↑</b>	l	L	H
register	L		h	H	L
load register and	H .	··· <b>†</b>	l	L	Z
disable outputs	H		h	H	Z

H = HIGH voltage level


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

1 = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH clock transition



## Octal D-Type Flip-Flop

## 74HC/HCT574

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	DADAMETED				74H0	;				,,	MANEGODAG
STINIBUL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	VCC	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>			150 30 26		190 35 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to Q <sub>n</sub>			150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>			150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time			60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14			100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10			75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6 30 35			5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

## Octal D-Type Flip-Flop

74HC/HCT574

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.5
OE	1.25
CP	1.5

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)							TEST CONDITIONS		
average.			74HCT							V	WAVEFORMS
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /	propagation delay CP to Ω <sub>n</sub>			35		44		53	ns	4.5	Fig. 6
t <sub>PZH</sub> /	3-state output enable time OE to Ω <sub>n</sub>			35		44		53	ns	4.5	Fig. 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time <del>OE</del> to Q <sub>n</sub>			30		38		45	ns	4.5	Fig. 7
tTHL/ tTLH	output transition time			12		15		18	ns	4.5	Fig. 6
tw	clock pulse width HIGH or LOW	16			20		24		ns	4.5	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12			15		18		ns	4.5	Fig. 8
<sup>t</sup> h	hold time D <sub>n</sub> to CP	5			5		5		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	30			24		20		MHz	4.5	Fig. 6

## Octal D-Type Flip-Flop

### 74HC/HCT574

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the clock input (CP) pulse width, the CP input to output  $(\Omega_n)$  propagation delays, the output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the 3-state enable and disable times.




Fig. 8 Waveforms showing the data set-up and hold times for  $\mathsf{D}_n$  input to CP input.

#### Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_l$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_l$  = GND to 3 V.

# 74HC/HCT583 4-Bit Full Adder with Fast Carry

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**


- Adds two decimal numbers
- Full internal look-ahead
- Fast ripple carry for economical expansion
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT583 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT583 are high-speed 4-bit BCD full adders with internal carry look-ahead. They accept two 4-bit decimal numbers ( $A_0$  to  $A_3$  and  $B_0$  to  $B_3$ ) and a carry input ( $C_{IN}$ ).

The "583" generates the decimal sum outputs ( $\Sigma_0$  to  $\Sigma_3$ ) and a carry output ( $C_{n+4}$ ) if the sum is greater than 9. See the "283" for the binary version.



SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT
STIMBOL	FARAMETER	CONDITIONS	нс	нст	ONII
tpHL/ tpLH	propagation delay $ \begin{array}{l} A_n, B_n, C_{IN} \text{ to } \Sigma_n \\ C_{IN} \text{ to } C_{n+4} \\ A_n, B_n \text{ to } C_{n+4} \end{array} $	CL = 15 pF VCC = 5 V	17 10 12	21 14 17	ns ns ns
CI	input capacitance		3.5	3.5	рF

 $GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC/HCT583N: 16-pin plastic DIP; NJ1 package 74HC/HCT583D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
5	CIN	carry input
6	C <sub>n+4</sub>	carry output
8	GND	ground (0 V)
11, 10, 7, 9	$\Sigma_0$ to $\Sigma_3$	sum outputs
12, 1, 2, 3	B <sub>0</sub> to B <sub>3</sub>	B operand inputs
13, 14, 15, 4	A <sub>0</sub> to A <sub>3</sub>	A operand inputs
16	Vcc	positive supply voltage

# 74HC/HCT597 8-Bit Shift Register with Input Flip-Flops

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 8-bit parallel storage register inputs
- Shift register has direct overriding load and clear
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT597 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT597 consist each of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from storage) and clear inputs.




Fig. 1 Pin configuration.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIMBUL	PANAMETER	CONDITIONS	нс	HCT 19 45	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SH <sub>CP</sub> to Q	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	19	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	50	45	MHz	
CI	input capacitance		3.5	3.5	pF	

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT597N: 16-pin plastic DIP; NJ1 package 74HC / HCT597D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
8	GND	ground (0 V)
9	Q	serial data output
10	MR	asynchronous reset input (active LOW)
11	SHCP	shift clock input (LOW-to-HIGH, edge-triggered)
12	STCP	storage clock input (LOW-to-HIGH, edge-triggered)
13	PL	parallel load input (active LOW)
14	D <sub>s</sub>	serial data input
15, 1, 2, 3, 4, 5, 6, 7	D <sub>0</sub> to D <sub>7</sub>	parallel data inputs
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**

STCP	SHCP	PL	MR	FUNCTION	
<b>1</b>	×	х	х	data loaded to input latches	
1	×	L	Н	data loaded from inputs to shift register	
no clock edge	х	L	н	data transferred from input latches to shift register	
х	х	L	L	invalid logic, state of shift register indeterminate when signals removed	
х	×	н	L	shift register cleared	
х	1	Н	Н	shift register clocked $\mathbf{Q}_n = \mathbf{Q}_{n-1},  \mathbf{Q}_0 = \mathbf{D}_s$	

H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH CP transition

# 74HC/HCT7597 8-Bit Shift Register with Input Latches

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- 8-bit parallel input latches
- Shift register has direct overriding load and clear
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT7597 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT7597 both consist of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register.

When LE is HIGH, data at the  $D_{\Pi}$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs, a set-up time preceding the HIGH-to-LOW transition of LE.

The shift register has a positive edgetriggered clock, direct load (from storage) and clear inputs.

SYMBOL	PARAMETER	CONDITIONS		PICAL	
STIMBUL	PARAMETER	CONDITIONS	НС	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SHCP to Q LE to Q PL to Q D7 to Q	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 22 20 20	17 27 23 24	ns ns ns
f <sub>max</sub>	maximum clock frequency SH <sub>CP</sub>		99	79	MHz
Cl	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package		29	30	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns **Notes** 

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz f<sub>O</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> -1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT7597N: 14-pin plastic DIP; NH1 package 74HC / HCT7597D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


THE DEBOTT FOR								
PIN NO.	SYMBOL	NAME AND FUNCTION						
8	GND	ground (0 V)						
9	Q	serial data output						
10	MR	asynchronous reset input (active LOW)						
11	SH <sub>CP</sub>	shift clock input (LOW-to-HIGH, edge-triggered)						
12	LE	latch enable input (active HIGH)						
13	PL	parallel load input (active LOW)						
14	$D_S$	serial data input						
15, 1, 2, 3, 4, 5, 6, 7	D <sub>0</sub> to D <sub>7</sub>	parallel data inputs						
16	Vcc	positive supply voltage						

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597










Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

LE	SH <sub>CP</sub>	PL	MR	FUNCTION
н	×	х	х	data loaded to input latches
H	×	L	Н	data loaded from inputs to shift register
L	×	L	Н	stored data loaded to shift register
х	x	L	Н	data transferred from input latches to shift register
х	х	L	L	invalid logic, state of shift register indeterminate when signals removed
х	×	Н	L	shift register cleared
Х	<b>↑</b>	Н	Н	shift register clocked $Q_n = Q_{n-1}$ , $Q_0 = D_S$

H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH CP transition

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597



## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  $I_{CC}$  category: MSI

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER	74HC							UNIT	Voc	WAVEFORMS
311111111111111111111111111111111111111		+25		-40 to +85		-40 to +125		UNII	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SH <sub>CP</sub> to Q		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Ω		52 19 15	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 7
t <sub>PHL</sub> /	propagation delay LE to Q		72 26 21	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHL/ <sup>t</sup> PLH	p <u>rop</u> agation delay PL to Ω		63 23 18	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay D7 to Q		63 23 18	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 10
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 9
tW	SH <sub>CP</sub> pulse width HIGH or LOW	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>W</sub>	LE pulse width HIGH	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> W	MR pulse width	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
tW	PL pulse width	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> rem	removal time MR to SH <sub>CP</sub>	50 10 9	-3 -1 -1		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 11
<sup>t</sup> rem	removal time MR to PL	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	80 16 14	6 2 2		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 12
t <sub>su</sub>	set-up time D <sub>S</sub> to SH <sub>CP</sub>	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 12
t <sub>su</sub>	set-up time LE, PL to SH <sub>CP</sub>	80 16 14	8 3 2		100 20 17		120 24 20		ns	2.0 4.5 6.0	

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597

#### AC CHARACTERISTICS FOR 74HC (Continued)

		T <sub>amb</sub> (°C)								-	TEST CONDITIONS	
SYMBOL			74HC								WAYEEO DAG	
STINIBUL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>h</sub>	hold time D <sub>n</sub> to LE	4 4 4	-3 -1 -1		4 4 4		4 4 4		ns	2.0 4.5 6.0	Fig. 12	
<sup>t</sup> h	hold time D <sub>S</sub> to SH <sub>CP</sub>	2 2 2	-8 -3 -2		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig. 12	
t <sub>h</sub>	hold time LE, PL to SH <sub>CP</sub>	2 2 2	-8 -3 -2		2 2 2		2 2 2		ns	2.0 4.5 6.0		
f <sub>max</sub>	maximum pulse frequency SHCP	6.0 30 35	30 90 107		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>S</sub>	0.25 0.40
PL, MR, LE, SH <sub>CP</sub>	1.50

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
SYMBOL	PARAMETER	74НСТ								vcc	WAVEFORMS
OTMBOL		+25			-40 to +85		-40 to +125		UNII	VCC V	WAVEIONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SH <sub>CP</sub> to Q		20	35		44		53	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q		25	42		53		63	ns	4.5	Fig. 7
t <sub>PHL</sub> /	propagation delay LE to Ω		31	53		66		80	ns	4.5	Fig. 8
t <sub>PHL</sub> /	propagation delay PL to Ω		27	46		58		69	ns	4.5	Fig. 9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D7 to Ω		28	49		61		74	ns	4.5	Fig. 10
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 9
t <sub>W</sub>	SH <sub>CP</sub> pulse width HIGH or LOW	16	6		20		24		ns	4.5	Fig. 6
t <sub>W</sub>	LE pulse width HIGH	16	7		20		24		ns	4.5	Fig. 8
t₩	MR pulse width LOW	20	11		25		30		ns	4.5	Fig. 7
t <sub>W</sub>	PL pulse width LOW	18	9		23		27		ns	4.5	Fig. 9
t <sub>rem</sub>	removal time MR to SH <sub>CP</sub>	10	-1		13		15		ns	4.5	Fig. 11
t <sub>re,m</sub>	removal time MR to PL	20	9		25		30		ns	4.5	
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	16	5		20		24		ns	4.5	Fig. 12
t <sub>su</sub>	set-up time DS to SHCP	16	5		20		24		ns	4.5	Fig. 12
t <sub>su</sub>	set-up time LE, PL to SH <sub>CP</sub>	16	3		20		24		ns	4.5	
t <sub>h</sub>	hold time D <sub>n</sub> to LE	4	-2		4		4		ns	4.5	Fig. 12
th	hold time D <sub>S</sub> to SH <sub>CP</sub>	2	-4		2		2		ns	4.5	Fig. 12
th	hold time LE, PL to SH <sub>CP</sub>	2	-3		2		2		ns	4.5	
f <sub>max</sub>	maximum pulse frequency SHCP	30	72		24		20		MHz	4.5	Fig. 6

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the SHCF input to Q output propagation delays, the SHCP pulse width and maximum clock pulse frequency.




Fig. 7 Waveforms showing the  $\overline{MR}$  input to Q output propagation delay and the  $\overline{MR}$  pulse width.




Fig. 8 Waveforms showing the LE input to Q output propagation delays and the LE pulse width.




Fig. 9 Waveforms showing the  $\overline{PL}$  input to Q output propagation delays,  $\overline{PL}$  pulse width and output transition times.




Fig. 10 Waveforms showing the D<sub>7</sub> input to Q output propagation delays.




Fig. 11 Waveforms showing the  $\overline{\mbox{MR}}$  input to LE, SHCP removal times.

## 8-Bit Shift Register with Input Latches

## 74HC/HCT7597

#### AC WAVEFORMS (Continued)




Fig. 12 Waveforms showing hold and set-up times for DS,  $D_{\text{n}}$  inputs to SHCP, LE inputs.

#### Note to Fig. 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT640 Octal Bus Transceiver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Octal bidirectional bus interface
- Inverting 3-state outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT640 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT640 are octal transceivers featuring inverting 3-state bus compatible outputs in both send and receive directions.

The "640" features an output enable  $(\overline{OE})$  input for easy cascading and a send/receive (DIR) for direction control.  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

The "640" is similar to the "245" but has inverting outputs.

avano.	DADAMETED	CONDITIONS	TYI	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
tpHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	9	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>I/O</sub>	input/output capacitance		10	10	pF
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	35	35	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

fi = input frequency in MHz

C<sub>I</sub> = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>1</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs


2. For HC the condition is V<sub>1</sub> = GND to V<sub>C</sub>C


For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT640N: 20-pin plastic DIP; NL1 package 74HC / HCT640D: 20-pin SOL-20; DL2 package

#### PIN DESCRIPTION (see next page)








## Octal Bus Transceiver

## 74HC/HCT640



#### PIN DESCRIPTION

SYMBOL	NAME AND FUNCTION
DIR	direction control
A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
GND	ground (0 V)
B <sub>0</sub> to B <sub>7</sub>	data inputs/outputs
ŌĒ	output enable input (active LOW)
Vcc	positive supply voltage
	DIR A <sub>0</sub> to A <sub>7</sub> GND B <sub>0</sub> to B <sub>7</sub> ŌE

#### **FUNCTION TABLE**

in	puts	inputs/outputs				
ŌĒ	DIR	A <sub>n</sub>	B <sub>n</sub>			
L L H	L H X	A=B inputs Z	inputs B=Ā Z			

H = HIGH voltage level
L = LOW voltage level
X = don't care
Z = high impedance OFF-state

### 74HC/HCT640

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

1	,			-	T <sub>amb</sub> (	°C)				TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	2			WAVEFORMS		
STIMBUL	PARAMETER		+25		-40 to +85		-40 to +125			UNIT	v <sub>cc</sub>
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		30 11 9	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 5
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
tPHZ/ tPLZ	3-state output disable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 5

74HC/HCT640

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

coefficient
1.50 1.50 1.50 0.90


#### **AC CHARACTERISTICS FOR 74HCT**


 $3ND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

					r <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER	74HCT							UNIT	Voc	WAVEFORMS	
OTHIBOL	PANAMETER		+25		-40 t	to +85	-40 to +125		OWIT	V <sub>CC</sub>	WAVEIONING	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		11	22		28		33	ns	4.5	Fig. 5	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		18	30		38		45	ns	4.5	Fig. 6	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		18	30		38		45	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		5	12		15		18	ns	4.5	Fig. 5	

### 74HC/HCT640

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### **Signetics**

## 74HC/HCT643 Octal Bus Transceiver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Octal bidirectional bus interface
- True and inverting 3-state outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT643 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT643 are octal transceivers featuring true and inverting 3-state bus compatible outputs in both send and receive directions.

The "643" features an output enable  $(\overline{OE})$  input for easy cascading and a send/receive (DIR) for direction control.  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

#### **FUNCTION TABLE**

INF	UTS	INPUTS/OUTPUTS							
ŌĒ	DIR	- A <sub>n</sub>	B <sub>n</sub>						
L L H	L H X	A = B inputs Z	inputs B = A Z						

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### **TYPICAL** UNIT CONDITIONS SYMBOL PARAMETER HCT HC propagation delay $C_{L} = 15 \, pF$ tPHL/ 7 An to Bn; inverting ns $V_{CC} = 5V$ <sup>t</sup>PLH 11 8 Bn to An; true ns рF 3.5 3.5 $C_1$ input capacitance рF input/output capacitance 10 10 CI/O power dissipation рF 42 44 notes 1 and 2 CPD capacitance per transceiver

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

D OFD X VCC X 11 - 2 (OE X VCC X 10) Where.

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (CL x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT643N: 20-pin plastic DIP; NL1 package 74HC / HCT643D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 ·	DIR	direction control
2, 3, 4, 5, 6, 7, 8, 9	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
10	GND	ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	B <sub>0</sub> to B <sub>7</sub>	data inputs/outputs
19	ŌĒ	output enable input (active LOW)
20	Vcc	positive supply voltage

### 74HC/HCT643









### 5

### Octal Bus Transceiver

### 74HC/HCT643

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### AC CHARACTERISTICS FOR 74HC

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H0	;	UNIT	Voc	WAVEFORMS			
STINIBUL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; inverting		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 5	
tPHL/ tPLH	propagation delay B <sub>n</sub> to A <sub>n</sub> ; non-inverting (true)		28 10 8	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		39 14 11	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 5 and 6	

### 74HC/HCT643

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
A <sub>n</sub>	1.50
B <sub>n</sub>	0.40
OE	1.50
DIR	0.90

#### **AC CHARACTERISTICS FOR 74HCT**

	PARAMETER			-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
0./440.01				7	74H	СТ			UNIT	vcc	WAVEFORMS	
SYMBOL		+25			-40 to +85		-40 to +125		ONT	v	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay A <sub>n</sub> to B <sub>n</sub> ; inverting		10	20		25	,	30	ns	4.5	Fig. 5	
tPHL/ tPLH	propagation delay B <sub>n</sub> to A <sub>n</sub> ; non-inverting (true)		13	23		29		35	ns	4.5	Fig. 6	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		16	30		38		45	ns	4.5	Fig. 7	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE, DIR to A <sub>n</sub> ; OE, DIR to B <sub>n</sub>		17	30		38		45	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Figs 5 and 6	

### 74HC/HCT643

#### **AC WAVEFORMS**





Fig. 5 Waveforms showing the input  $(A_n)$  to output  $(B_n)$  propagation delays and the output transition times.






Fig. 7 Waveforms showing the 3-state enable and disable times for  $\overline{\text{OE}}$  and DIR inputs.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

### **Signetics**

# **74HC/HCT646**Octal Bus Transceiver/ Register

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Independent register for A and B buses
- Multiplexed real-time and stored data
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT646 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT646 consist of bus transceiver circuits with 3-state outputs D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the "A" or "B" bus will be clocked into the registers as the appropriate clock (CPAB and CPBA) goes to a HIGH logic level. Output enable  $(\overline{\rm OE})$  and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data

(continued on next page)

CVMDOL	DADAMETED	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay A <sub>n</sub> , B <sub>n</sub> to B <sub>n</sub> , A <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	19	ns	
f <sub>max</sub>	maximum clock frequency	_ ^CC - 2 ^	60	50	MHz	
CI	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	52	52	pF	

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}\text{C}$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF


 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V


Σ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT646N: 24-pin plastic DIP; NN3 package 74HC / HCT646D: 24-pin SOL-24; DN2 package







### 74HC/HCT646

#### **GENERAL DESCRIPTION (Cont'd)**

present at the high-impedance port may be stored in either the "A" or "B" register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when  $\overline{\text{OE}}$  is active (LOW). In the isolation mode ( $\overline{\text{OE}}$  = HIGH), "A" data may be stored in the "B" register and/or "B" data may be stored in the "B" register register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The "646" is functionally identical to the "648", but has non-inverting data paths.

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CPAB	A to B clock input (LOW-to-HIGH, edge-triggered)
2	SAB	select A to B source input
3	DIR	direction control input
4, 5, 6, 7, 8, 9, 10, 11	A <sub>0</sub> to A <sub>7</sub>	A data inputs/outputs
12	GND	ground (0 V)
20, 19, 18, 17, 16, 15, 14, 13	B <sub>0</sub> to B <sub>7</sub>	B data inputs/outputs
21	ŌĒ	output enable input (active LOW)
22	SBA	select B to A source input
23	CPBA	B to A clock input (LOW-to-HIGH, edge-triggered)
24	Vcc	positive supply voltage

#### **FUNCTION TABLE**

	INPUTS DATA							FUNCTION			
ŌĒ	DIR	CPAB	CPBA	S <sub>AB</sub>	SBA	A <sub>0</sub> to A <sub>7</sub>	B <sub>0</sub> to B <sub>7</sub>	FUNCTION			
H	X X	H or L ↑	H or L ↑	X X	X X	input	input	isolation store A and B data			
L	L L	X X	X X	X X	L H	output	input	real-time B data to A bus stored B data to A bus			
LL	H H	X H or L	×	L H	X X	input	output	real-time A data to B bus stored A data to B bus			

<sup>\*</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH level transition





Fig. 4 Functional diagram.



### 74HC/HCT646

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

					<sub>amb</sub> (	°C)	-			TEST CONDITIONS		
CVMDOL	DADAMETED				74H	С			UNIT	Vac	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	ONII	VCC		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay A <sub>n</sub> ,B <sub>n</sub> to B <sub>n</sub> ,A <sub>n</sub>			150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>AB</sub> ,CP <sub>BA</sub> to B <sub>n</sub> ,A <sub>n</sub>			220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay SAB,SBA to B <sub>n</sub> ,A <sub>n</sub>			220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PZH <sup>/</sup>	3-state output enable time OE to A <sub>n</sub> ,B <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
tPHZ/ tPLZ	3-state output disable time OE to A <sub>n</sub> ,B <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PZH <sup>/</sup>	3-state output enable time DIR to A <sub>n</sub> ,B <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 10	
t <sub>PHZ</sub> /	3-state output disable time DIR to A <sub>n</sub> ,B <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 10	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 6 and 8	
t <sub>W</sub>	clock pulse width HIGH or LOW CPAB or CPBA	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time A <sub>n</sub> ,B <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
t <sub>h</sub>	hold time A <sub>n</sub> ,B <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency	5.4 27 32			4.4 22 26	,	3.6 18 21		MHz	2.0 4.5 6.0	Fig. 7	

74HC/HCT646

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
S <sub>AB</sub> , S <sub>BA</sub> A <sub>0</sub> to A <sub>7</sub>	0.60
and Bo to B7	0.75

INPUT	UNIT LOAD COEFFICIENT
CP <sub>AB</sub> , CP <sub>B</sub> A OE	1.50
OE	1.50
DIR	1.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								1	TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	т			UNIT	Vaa	WAVEFORMS	
STIMBOL	PARAMETER		+25		-40 to +85		-40 to +125		ONT	VCC	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> ,B <sub>n</sub> to B <sub>n</sub> ,A <sub>n</sub>			37		46		56	ns	4.5	Fig. 6	
t <sub>PHL</sub> /	propagation delay CPAB,CPBA to Bn,An			44		55	-	66	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SAB,SBA to B <sub>n</sub> ,A <sub>n</sub>			51		64		77	ns ·	4.5	Fig. 8	
tPZH/ tPZL	3-state output enable time OE to A <sub>n</sub> ,B <sub>n</sub>			45		56		68	ns	4.5	Fig. 9	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to A <sub>n</sub> ,B <sub>n</sub>			35		44		53	ns	4.5	Fig. 9	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time DIR to A <sub>n</sub> ,B <sub>n</sub>			45		56		68	ns	4.5	Fig. 10	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time DIR to A <sub>n</sub> ,B <sub>n</sub>			35		44		53	ns	4.5	Fig. 10	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Figs 6 and 8	
t <sub>W</sub>	clock pulse width HIGH or LOW CPAB or CPBA	25			31		38		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time A <sub>n</sub> ,B <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	25			31		38		ns	4.5	Fig. 7	
th	hold time A <sub>n</sub> ,B <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	5			5		5		ns	4.5	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency	20			25		30		MHz	4.5	Fig. 7	

January 1986 7–498

#### 74HC/HCT646

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the input  $A_n$ ,  $B_n$  to output  $B_n$ ,  $A_n$  propagation delays and the output transition times.




Fig. 7 Waveforms showing the  $A_n,B_n$  to  $\text{CP}_{AB},\text{CP}_{BA}$  set-up and hold times, clock  $\text{CP}_{AB},\text{CP}_{BA}$  pulse width, maximum clock pulse frequency and the  $\text{CP}_{AB},\text{CP}_{BA}$  to output  $B_n,A_n$  propagation delays.




Fig. 8 Waveforms showing the input  $S_{AB}, S_{BA}$  to output  $B_n, A_n$  propagation delays and output transition times.





Fig. 9 Waveforms showing the input  $\overline{OE}$  to output  $A_n, B_n$  3-state enable and disable times.



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

7–499 January 1986

### **Signetics**

### 74HC/HCT648 Octal Bus Transceiver/ Register

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**


- Independent register for A and B buses
- Multiplexed real-time and stored data
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT648 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT648 consist of bus transceiver circuits with 3-state inverting outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the "A" or "B" bus will be clocked into the registers as the appropriate clock (CPAB and CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data

(continued on next page)



SYMBOL	PARAMETER	CONDITIONS	TYP	LIBUT	
STINIBUL	PANAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{A}_n$ , $\overline{B}_n$ to $\overline{B}_n$ , $\overline{A}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14	18	ns
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	60	50	MHz
Cı	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	52	52	pF

$$GND = 0 V; T_{amh} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF


MHz VCC = supply voltage in V


 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT648N: 24-pin plastic DIP; NN3 package 74HC / HCT648D: 24-pin SOL-24; DN2 package





#### 74HC/HCT648

#### GENERAL DESCRIPTION (Cont'd)

present at the high-impedance port may be stored in either the "A" or "B" register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when  $\overline{\text{OE}}$  is active (LOW). In the isolation mode ( $\overline{\text{OE}}$  = HIGH), "A" data may be stored in the "B" register and/or "B" data may be stored in the "B" register register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The "648" is functionally identical to the "646", but has inverting data paths.

### 

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CPAB	A to B clock input (LOW-to-HIGH, edge-triggered)
2	SAB	select A to B source input
3	DIR	direction control input
4, 5, 6, 7, 8, 9, 10, 11	$\overline{A}_0$ to $\overline{A}_7$	Ā data inputs/outputs
12	GND	ground (0 V)
20, 19, 18, 17, 16, 15, 14, 13	B <sub>0</sub> to B <sub>7</sub>	B data inputs/outputs
21	ŌĒ	output enable input (active LOW)
22	SBA	select B to A source input
23	CPBA	B to A clock input (LOW-to-HIGH, edge-triggered)
24	Vcc	positive supply voltage

#### **FUNCTION TABLE**

	INPUTS						I/O *		
ŌĒ	DIR	CPAB	CPBA	SAB	SBA	Ā₀ to Ā7		FUNCTION	
HH	X X	H or L ↑	H or L ↑	X X	X X	input	input	isolation store $\overline{A}$ and $\overline{B}$ data	
L	L L	X X	X X	X X	L H	output	input	real-time B data to A bus stored B data to A bus	
L	H	X H or L	×	L H	X X	input	output	real-time Ā data to B bus stored Ā data to B bus	


<sup>\*</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- ↑ = LOW-to-HIGH level transition

7-501

January 1986

### 74HC/HCT648



### 74HC/HCT648

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

		T <sub>amb</sub> (°C)								-	TEST CONDITIONS	
avano.	DADAMETED				74H	3			UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{A}_n, \overline{B}_n$ to $\overline{B}_n, \overline{A}_n$			150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP <sub>AB</sub> ,CP <sub>BA</sub> to $\overline{B}_n$ , $\overline{A}_n$			240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 7	
tPHL/ tPLH	propagation delay_ SAB,SBA to Bn,An			220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time $\overline{OE}$ to $\overline{A}_n, \overline{B}_n$			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHZ/	3-state output disable time $\overline{OE}$ to $\overline{A}_n, \overline{B}_n$			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time DIR to $\overline{A}_n$ , $\overline{B}_n$			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time DIR to $\overline{A}_n$ , $\overline{B}_n$			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 10	
tTHL/ tTLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Figs 6 and 8	
$t_{W}$	clock pulse width HIGH or LOW CPAB or CPBA	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time $\overline{A}_{n}, \overline{B}_{n}$ to $CP_{AB}, CP_{BA}$	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
th	hold time A <sub>n</sub> ,B <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency	5.4 27 32			4.4 22 26		3.6 18 21		MHz	2.0 4.5 6.0	Fig. 7	

### 74HC/HCT648

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
SAB, SBA A0 to A7	0.60
and Bo to B7	0.75

INPUT	UNIT LOAD COEFFICIENT
CP <sub>AB</sub> , CP <sub>BA</sub>	1.50
OE	1.50
DIR	1.25

#### **AC CHARACTERISTICS FOR 74HCT**

				7	Γ <sub>amb</sub> (	°C)				TEST CONDITIONS	
CVARDOL	BADAMETED				74HC	т			UNIT		WAVEFORMS
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNII	VCC	WAVEFORIVIS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{A}_n, \overline{B}_n$ to $\overline{B}_n, \overline{A}_n$			37		46		56	ns	4.5	Fig. 6
t <sub>PHL</sub> /	propagation delay CPAB,CPBA to Bn,An			54		68		81	ns	4.5	Fig. 7
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay $S_{AB}$ , $S_{BA}$ to $\overline{B}_n$ , $\overline{A}_n$			51		64		77	ns	4.5	Fig. 8
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	$3$ -state output enable time $\overline{OE}$ to $\overline{A}_n$ , $\overline{B}_n$			45		56		68	ns	4.5	Fig. 9
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time $\overline{OE}$ to $\overline{A}_n$ , $\overline{B}_n$			35		44		53	ns	4.5	Fig. 9
tPZH/ tPZL	3-state output enable time DIR to $\overline{A}_n, \overline{B}_n$			45		56		68	ns	4.5	Fig. 10
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time DIR to $\overline{A}_n, \overline{B}_n$			35		44		53	ns	4.5	Fig. 10
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Figs 6 and 8
tw	clock pulse width HIGH or LOW CPAB or CPBA	25			31		38		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time Ā <sub>n</sub> ,B̄ <sub>n</sub> to CP <sub>AB</sub> ,CP <sub>BA</sub>	25			31		38		ns	4.5	Fig. 7
th	hold time $\overline{A}_{n}, \overline{B}_{n}$ to $CP_{AB}, CP_{BA}$	5			5		5		ns	4.5	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency	20			16		13		MHz	4.5	Fig. 7

#### 74HC/HCT648

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the input  $\overline{A}_n$ ,  $\overline{B}_n$  to output  $\overline{B}_n$ ,  $\overline{A}_n$  propagation delays and the output transition times.




Fig. 7 Waveforms showing the  $\overline{A}_n, \overline{B}_n$  to  $\text{CP}_{AB}, \text{CP}_{BA}$  set-up and hold times, clock  $\text{CP}_{AB}, \text{CP}_{BA}$  pulse width, maximum clock pulse frequency and the  $\text{CP}_{AB}, \text{CP}_{BA}$  to output  $\overline{B}_n, \overline{A}_n$  propagation delays.




Fig. 8 Waveforms showing the input  $S_{AB}$ ,  $S_{BA}$  to output  $\overline{B}_{n}$ ,  $\overline{A}_{n}$  propagation delays and output transition times.




Fig. 9 Waveforms showing the input  $\overline{OE}$  to output  $\overline{A}_n$ ,  $\overline{B}_n$  3-state enable and disable times.




Fig. 10 Waveforms showing the input DIR to output  $\overline{A}_n$ ,  $\overline{B}_n$  3-state enable and disable times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### Sianetics

### 74HC/HCT670 4 × 4 Register File

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Simultaneous and independent read and write operations
- Expandable to almost any word size and bit length
- Output capability: standard
- ICC category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT670 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT670 are 16-bit 3-state register files organized as 4 words of 4 bits each. Separated read and write address inputs (R<sub>A</sub>, R<sub>B</sub> and  $\overline{W}$ A, W<sub>B</sub>) and enable inputs (RE and  $\overline{W}$ E) are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four data inputs (Do to Da). The WA and WR inputs determine the location of the stored word. When the WE input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the WE input is LOW. Data supplied at the inputs will be read out in true (noninverting) form from the 3-state outputs ( $Q_0$  to  $Q_3$ ).  $D_n$  and  $W_n$  inputs are inhibited when WE is HIGH.

Direct acquisition of data stored in any of the four registers is made possible by individual read address inputs (RA and RR). The addressed word appears at the four outputs when the RE is LOW. Data outputs are in the high impedance OFF-state when RE is HIGH. This permits outputs to be tied together to increase the word capacity to very large numbers.

Design of the read enable signals for the stacked devices must ensure that there is no overlap in the LOW levels which would cause more than one output to be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the enable and address inputs of each device in parallel.

SYMBOL	PARAMETER	CONDITIONS	TYF	TYPICAL			
STIMBUL	PARAMETER	CONDITIONS	нс	нст	UNIT		
t <sub>PHL</sub> /	propagation delay D <sub>n</sub> to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	21	21	ns		
CI	input capacitance		3.5	3.5	pF		
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	-	_	pF		

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

fi = input frequency in MHz

CL = output load capacitance in pF

fo = output frequency in MHz VCC = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_{I} = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT670N: 16-pin plastic DIP: NJ1 package 74HC / HCT670D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
5, 4 8	R <sub>A</sub> , R <sub>B</sub> GND	read address inputs ground (0 V)
10, 9, 7, 6 11 12	Q <sub>0</sub> to Q <sub>3</sub> RE WE	data outputs  3-state output read enable input (active LOW) write enable input (active LOW)
14, 13 15, 1, 2, 3 16	W <sub>A</sub> , W <sub>B</sub> D <sub>0</sub> to D <sub>3</sub> V <sub>CC</sub>	write address inputs data inputs positive supply voltage

#### 74HC/HCT670









#### WRITE MODE SELECT TABLE

OPERATING	INP	UTS	INTERNAL
MODE	WE D <sub>n</sub>		LATCHES*
write data	L L	L H	L H
data latched	Н	х	no change

<sup>\*</sup> The write address (WA and WB) to the "internal latches" must be stable while WE is LOW for conventional operation.

#### **READ MODE SELECT TABLE**

OPERATING		INPUTS	OUTPUT
	RE	INTERNAL LATCHES**	Q <sub>n</sub>
read	L L	L H	LH
disabled	н	х	Z

<sup>\*\*</sup> The selection of the "internal latches" by read address (R<sub>A</sub> and R<sub>B</sub>) are not constrained by WE or RE operation.


H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

### 74HC/HCT670



January 1986 7–508

### 74HC/HCT670

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	С			UNIT	Van	WAVEFORMS	
STWIDUL	PANAMETER		+25		-40	to +85	-40 t	o +125	UNIT	v <sub>CC</sub>	WAVEFORWIS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay R <sub>A</sub> , R <sub>B</sub> to Q <sub>n</sub>			225 45 38		280 56 48		340 68 58	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	p <u>rop</u> agation delay WE to Ω <sub>n</sub>			250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>			250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 7	
tPZH/ tPZL	3-state output enable time RE to Q <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time RE to Q <sub>n</sub>			175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	read enable pulse width LOW	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 9	
t <sub>W</sub>	write enable pulse width LOW	90 18 15			115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 8	
t <sub>Su</sub>	set-up time D <sub>n</sub> to WE	60 12 10			75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8	
t <sub>Su</sub>	set-up time W <sub>A</sub> , W <sub>B</sub> to <del>W</del> E	60 12 10			75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> to WE	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8	
th	hold time W <sub>A</sub> , W <sub>B</sub> to WE	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8	
tlatch	latch time WE to R <sub>A</sub> , R <sub>B</sub>	225 45 38			230 56 48		340 68 58		ns	2.0 4.5 6.0	Fig. 8	

74HC/HCT670

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.25
WE, W <sub>A</sub>	0.40
W <sub>B</sub>	0.60

INPUT	UNIT LOAD COEFFICIENT
RA	0.70
RB	1.10
RE	1.35

#### **AC CHARACTERISTICS FOR 74HCT**

	1			١ ٦	Γ <sub>amb</sub> (	°C)				TEST CONDITIONS		
0)////001	DAGAMETER	74HCT							UNIT	V	WAVEFORMS	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay R <sub>A</sub> , R <sub>B</sub> to Q <sub>n</sub>			50		63		75	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	p <u>rop</u> agation delay WE to Q <sub>n</sub>			53		66		80	ns	4.5	Fig. 7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Ω <sub>n</sub>			50		63		75	ns	4.5	Fig. 7	
t <sub>PZH</sub> /	3-state output enable time RE to Q <sub>n</sub>			40		50		60	ns	4.5	Fig. 9	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time RE to On			35		44		53	ns	4.5	Fig. 9	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t <sub>W</sub>	read enable pulse width LOW	25			31		38		ns	4.5	Fig. 9	
t <sub>W</sub>	write enable pulse width LOW	25			31		38		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time D <sub>n</sub> to WE	12			15		18		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time W <sub>A</sub> , W <sub>B</sub> to WE	18			23		27		ns	4.5	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> to WE	5			5		5		ns	4.5	Fig. 8	
th	hold time W <sub>A</sub> , W <sub>B</sub> to WE	5			5		5		ns	4.5	Fig. 8	
t <sub>latch</sub>	latch time WE to RA, RB	50			63		75		ns	4.5	Fig. 8	

### 74HC/HCT670

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the read address input (RA, RB) to output (Qn) propagation delays and output transition times.





Fig. 7 Waveforms showing the write enable input (WE) and data input  $(D_n)$  to output  $(Q_n)$  propagation delays, and the write enable pulse width.



#### Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

The time allowed for the internal output of the latch to assume the state of the new data ( $t_{latch}$ ) is important only when attempting to read from a location immediately after that location has received new data. This parameter is measured from the falling edge of  $\overline{WE}$  to the rising edge of  $R_A$  or  $R_B$ ,  $\overline{RE}$  must be LOW.

Fig. 8 Waveforms showing the write address input (WA, WB) and data input (Dn) to write enable (WE) set-up, hold and latch times.




Fig. 9 Waveforms showing the read enable  $(\overline{RE})$  to output  $(Q_n)$  enable and disable times, and the read enable pulse width.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.

### 74HC/HCT688 8-Bit Magnitude Comparator

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Compare two 8-bit words
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT688 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL), They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT688 are 8-bit magnitude comparators. They perform comparison of two 8-bit binary or BCD words.

The output provides  $\overline{P} = \overline{Q}$ .

OVMBOL	DADAMETED	CONDITIONS	TYF	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII	
tPHL/ tPLH	$\begin{array}{c} \text{propagation } \underline{\text{delay}} \\ P_{\text{n}}, \ \underline{\Omega_{\text{n}}} \ \text{to} \ \overline{P} = \underline{\Omega} \\ \text{E to } \overline{P} = \underline{\Omega} \end{array}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 8	13 9	ns ns	
Cl	input capacitance		3.5	3.5	pF	
CPD	power dissipation capacitance per package	notes 1 and 2	30	30	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs  
2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} = 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT688N: 20-pin plastic DIP; NL1 package 74HC / HCT688D: 20-pin SOL-20; DL2 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Ē	enable input (active LOW)
2, 4, 6, 8, 11, 13, 15, 17	P <sub>0</sub> to P <sub>7</sub>	word inputs
3, 5, 7, 9, 12, 14, 16, 18	Ω <sub>0</sub> to Ω <sub>7</sub>	word inputs
10	GND	ground (0 V)
19	$\overline{P} = \overline{Q}$	equal to output
20	Vcc	positive supply voltage


### 8-Bit Magnitude Comparator


### 74HC/HCT688











#### **FUNCTION TABLE**

INI	INPUTS						
DATA P <sub>n</sub> , Q <sub>n</sub>	ENABLE E	P = Q					
P = Q X P > Q P < Q	L H L L	L H H					

H = HIGH voltage level L = LOW voltage level

X = don't care

### 8-Bit Magnitude Comparator

74HC/HCT688

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

				•	r <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H0	:			UNIT	V	WAVEFORMS	
01111102	TANAMETEN		+25		<b>-40</b> 1	to +85	-40 t	o +125	ONT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			·	
tPHL/ tPLH	propagation delay $P_n$ , $Q_n$ to $\overline{P} = \overline{Q}$		47 17 14	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay $\overline{E}$ to $\overline{P} = \overline{Q}$		28 10 8	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

### 7

### 8-Bit Magnitude Comparator

### 74HC/HCT688

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
P <sub>n</sub>	0.35
Q <sub>n</sub>	0.35
E	0.70


#### **AC CHARACTERISTICS FOR 74HCT**


				•	Γ <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER		74HCT								WAVEFORMS	
STWIBOL	FARAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $P_n$ , $Q_n$ to $\overline{P} = \overline{Q}$		16	31		39		47	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{E}$ to $\overline{P} = \overline{\Omega}$		11	20		25		30	ns	4.5	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	

### 8-Bit Magnitude Comparator

### 74HC/HCT688

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

### **Signetics**

### 74HC/HCT4002 Dual 4-Input NOR Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

• I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4002 are high-speed Si-gate CMOS devices and are pin compatible with "4002" of the "4000B" series. The are specified in compliance with JEDEC standard no. 7. The 74HC/HCT4002 provide the 4-input NOR function.

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
	PANAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> / tPLH	propagation delay nA, nB, nC, nD to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	9	11	ns
Cl	input capacitance		3.5	3.5	pF
СРД	power dissipation capacitance per gate	notes 1 and 2	16	22	pF

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

fi = input frequency in MHz

C<sub>L</sub> = output load capacitance in pF

fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is  $V_I$  = GND to  $V_{CC}$  For HCT the condition is  $V_I$  = GND to  $V_{CC}$  – 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4002N: 14-pin plastic DIP; NH1 package 74HC / HCT4002D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
1, 13	1Y, 2Y	data outputs	
2, 9	1A, 2A	data inputs	
3, 10	1B, 2B	data inputs	
4, 11	1C, 2C	data inputs	
5, 12	1D, 2D	data inputs	
6, 8	n.c.	not connected	
7	GND	ground (0 V)	
14	Vcc	positive supply voltage	

### **Dual 4-Input NOR Gate**

### 74HC/HCT4002










Fig. 4 Functional diagram.


#### **FUNCTION TABLE**


	INP	OUTPUT		
nA	nB	nC	nD	nΥ
L	L	L	L	н
H X X	X H X X	X X H X	X X X H	L L L

H = HIGH voltage level

L = LOW voltage level

X = don't care





### Dual 4-Input NOR Gate

### 74HC/HCT4002

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

SYMBOL	T <sub>amb</sub> (°C)						TEST CONDITIONS				
	PARAMETER		74HC						UNIT	Vas	WAVEFORMS
		+25		-40 to +85		-40 to +125		·	V <sub>CC</sub>	WAVEI ONWIS	
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nA, nB, nC, nD to nY		30 11 9	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7

### **Dual 4-Input NOR Gate**

### 74HC/HCT4002

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


input	unit load coefficient
nA, nB, nC, nD	0.45

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL			T <sub>amb</sub> (°C)								TEST CONDITIONS	
	PARAMETER	74HCT					UNIT		WAVEFORMS			
		+25		-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.			·	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA, nB, nC, nD to nY		13	22		28		33	ns	4.5	Fig. 7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 7	

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC:  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

### Signetics

### 74HC/HCT4015 Dual 4-Bit Serial-In/ Parallel-Out Shift Register

**Objective Specification** 

#### **TYPICAL** SYMBOL PARAMETER CONDITIONS UNIT HC HCT propagation delay tpHI / nCP to nQn $C_L = 15 pF$ 14 16 ns <sup>t</sup>PLH $V_{CC} = 5 V$ 104 73 MHz fmax maximum clock frequency Cı 3.5 3.5 рF

input capacitance

74HC / HCT4015N: 16-pin plastic DIP; NJ1 package

74HC / HCT4015D: 16-pin SO-16; DJ1 package

ORDERING INFORMATION / PACKAGE OUTLINES

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4015 are high-speed Si-gate CMOS devices and are pin compatible with the "4015" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The74HC/HCT4015 are dual edgetriggered 4-bit static shift registers (serial-to-parallel converters). Each shift register has a serial data input (1D and 2D), a clock input (1CP and 2CP), four fully buffered parallel outputs (100 to  $1Q_3$  and  $2Q_0$  to  $2Q_3$ ) and an overriding asynchronous master reset (1MR and 2MR). Information present on nD is shifted to the first register position, and all data in the register is shifted one position to the right on the LOW-to-HIGH transition of nCP. A HIGH on nMR clears the register and forces nQ<sub>0</sub> to nQ<sub>3</sub> to LOW, independent of nCP and nD.

#### APPLICATIONS

- Serial-to-parallel converter
- **Buffer stores**
- General purpose register

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION						
5, 4, 3, 10 6, 14 7, 15	1Q <sub>0</sub> to 1Q <sub>3</sub> 1MR, 2MR 1D, 2D GND	flip-flop outputs asynchronous master reset inputs (active HIGH) serial data inputs ground (0 V)						
9, 1 13, 12, 11, 2 16	1CP, 2CP 2Q <sub>0</sub> to 2Q <sub>3</sub> VCC	clock inputs (LOW-to-HIGH, edge-triggered) flip-flop outputs positive supply voltage						

#### 16 V<sub>CC</sub> 2CP 1 15 2D 14 2MR 13 200 4015 12 201 11 202 1MR 6 10 103 1D 7 GND 8 9 1CP

Fig. 1 Pin configuration.

#### **FUNCTION TABLE**

	11	NPU	TS	OUTPUTS					
n	nCP	nD	nMR	ոզ	nQ1	nQ2	nQ3		
1 2 3 4	↑ ↑ ↑ ×	D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> X	L L L L H	D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub>	X D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> no cl	X X D <sub>1</sub> D <sub>2</sub> nange L	X X X D <sub>1</sub>		

H = HIGH voltage level

= LOW voltage level

= don't care

= LOW-to-HIGH clock transition

= HIGH-to-LOW clock transition

n = number of clock pulse transitions

D<sub>n</sub> = either HIGH or LOW

7-521 January 1986

# 74HC/HCT4016 **Quad Bilateral Switches**

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Low "ON" resistance: 90  $\Omega$  (typ.) at V<sub>CC</sub> = 4.5 V 80  $\Omega$  (typ.) at  $V_{CC} = 6.0 \text{ V}$ 65  $\Omega$  (typ.) at  $V_{CC} = 9.0 \text{ V}$
- Individual switch controls
- Typical "break before make" built in
- Output capability: non-standard
- I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4016 are high-speed Si-gate CMOS devices and are pin compatible with the "4016" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4016 have four independent analog switches (transmission

Each switch has two input/output terminals  $(Y_n, Z_n)$  and an active HIGH enable input  $(E_n)$ . When  $E_n$  is connected to VCC, a low bidirectional path between  $Y_n$  and  $Z_n$  is established (ON condition). When  $E_n$  is connected to ground (GND), the switch is disabled and a high impedance between Yn and Zn is established (OFF condition).

Current through a switch will not cause additional VCC current provided the voltage at the terminals of the switch is maintained within the supply voltage range;  $V_{CC} \gg (V_Y, V_Z) \gg GND$ . Inputs  $Y_n$  and  $Z_n$  are electrically equivalent terminals.

#### **APPLICATIONS**

- Signal gating
- Modulation
- Demodulation
- Chopper

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT
STIVIBUL	FARAIVIETEN	CONDITIONS	НС	нст	UNIT
t <sub>PZH</sub> /	turn "ON" time E <sub>n</sub> to V <sub>os</sub>	C <sub>L</sub> = 15 pF	17	21.	ns
t <sub>PHZ</sub> /	turn "OFF" time E <sub>n</sub> to V <sub>os</sub>	$R_L = 1 k\Omega$ $V_{CC} = 5 V$	14	16	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	12	12	pF
CS	max. switch capacitance		5	5	pF

$$GND = 0 V; T_{amh} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CpD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:

fi = input frequency in MHz

C<sub>L</sub> = output load capacitance in pF CS = max. switch capacitance in pF  $f_0$  = output frequency in MHz

 $\Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_O\} = \text{sum of outputs} \quad V_{CC} = \text{supply voltage in V}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4016N: 14-pin plastic DIP: NH1 package 74HC / HCT4016D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
1, 4, 8, 11 7	Y <sub>0</sub> to Y <sub>3</sub>	independent inputs/outputs ground (0 V)	
2, 3, 9, 10	Z <sub>0</sub> to Z <sub>3</sub>	independent inputs/outputs	
13, 5, 6, 12 14	E <sub>0</sub> to E <sub>3</sub>	enable inputs (active HIGH) positive supply voltage	

# 74HC/HCT4016










#### **FUNCTION TABLE**

INPUT	CHANNEL
E <sub>n</sub>	IMPEDANCE
L	high
H	Iow

H = HIGH voltage level L = LOW voltage level



# 74HC/HCT4016

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+11.0	V	
±IIK	DC digital input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±1SK	DC switch diode current		20	mA	for $V_S$ < -0.5 V or $V_S$ > $V_{CC}$ + 0.5 V
±1S	DC switch current		25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current	-	50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
(	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

## RECOMMENDED OPERATING CONDITIONS

CVMDOI	DADAMETED		74HC			74HC1	-	UNIT	CONDITIONS
SYMBOL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNII	CONDITIONS
vcc	DC supply voltage	2.0	5.0	10.0	4.5	5.0	5.5	V	
VI	DC input voltage range	GND		vcc	GND		v <sub>cc</sub>	V	
٧ <sub>S</sub>	DC switch voltage range	GND		vcc	GND		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

# 74HC/HCT4016


#### DC CHARACTERISTICS FOR 74HC/HCT


For 74HC:  $V_{CC}$  = 2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}$  = 4.5 V

				7	r <sub>amb</sub> (	°C)				Т	EST CO	NDITIO	NS
SYMBOL	PARAMETER		•	7	4HC/F	1CT	UNIT	V		\/.	V.		
STIMBOL	PARAMETER		+25		-40 t	to +85	-40 to	+ 125	ONI	v <sub>cc</sub>	lς μA	Vis	VI
		min.	typ.	max.	min.	max.	min.	max.					
R <sub>ON</sub>	ON resistance		- 160 120 85	_ 320 240 170		- 400 300 213		- 480 360 255	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 9.0	100 1000 1000 1000	V <sub>CC</sub> to GND	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		160 80 70 60	- 160 140 120		_ 200 175 150		_ 240 210 180	Ω Ω Ω	2.0 4.5 6.0 9.0	100 1000 1000 1000	GND	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		170 90 80 65	- 180 160 135		 225 200 170		270 240 205	Ω Ω Ω	2.0 4.5 6.0 9.0	100 1000 1000 1000	vcc	V <sub>IH</sub> or V <sub>IL</sub>
∆R <sub>ON</sub>	maximum ΔΟΝ resistance between any two channels		- 16 12 9						Ω Ω Ω	2.0 4.5 6.0 9.0		V <sub>CC</sub> to GND	V <sub>IH</sub> or V <sub>IL</sub>


#### Notes to DC characteristics


- 1. At supply voltages approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
- 2. For test circuit measuring RON see Fig. 6.





# 74HC/HCT4016





# 74HC/HCT4016

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				-	т <sub>ать</sub> (	°C)				TEST CONDITIONS				
SYMBOL	PARAMETER				74H	;				.,	.,	OTHER		
STWBOL	PANAMETER		+25		<b>-40</b> 1	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	VI	OTHER		
		min.	typ.	max.	min.	max.	min.	max.						
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.3		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0				
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.50 1.35 1.80 2.70		0.50 1.35 1.80 2.70		0.50 1.35 1.80 2.70	v	2.0 4.5 6.0 9.0				
±II	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	V <sub>CC</sub> or GND			
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - GND  (see Fig. 7)		
±1S	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - GND  (see Fig. 8)		
lcc	quiescent supply current			2.0 4.0		20.0 40.0		40.0 80.0	μΑ	6.0 10.0	V <sub>CC</sub> or GND	V <sub>is</sub> = GND or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or GND		

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS			
0.44001					74H0	•				,,	OTHER		
SYMBOL	PARAMETER		+ 25		-40	to +85	-40 t	o + 125	UNIT	V <sub>CC</sub>	OTHER		
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		17 6 5 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 9.0	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 16)		
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>n</sub> to V <sub>OS</sub>		55 20 16 14	190 38 32 28		240 48 41 35		235 57 48 42	ns	2.0 4.5 6.0 9.0	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 17 and 18)		
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>n</sub> to V <sub>OS</sub>		47 17 14 11	145 29 25 22		180 36 31 28		220 44 38 33	ns	2.0 4.5 6.0 9.0	$R_L$ = 1 k $\Omega$ ; $C_L$ = 50 pF (see Figs 17 and 18)		

# 74HC/HCT4016

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

-				•	Γ <sub>amb</sub> (	°C)					TEST C	ONDITIONS
SYMBOL	PARAMETER				74HC	т			UNIT		. V.	OTHER
STWBUL	PARAMETER		+25		-40 t	to +85	-40 to	+125	UNII	v <sub>CC</sub>	Vį	UTHER
		min.	typ.	max.	min.	max.	min.	max.				
ViH	HIGH level input voltage	2.0	1.6		2.0		2.0		٧	4.5 to 5.5		
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
±II	input leakage current			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - GND  (see Fig. 7)
±1S	analog switch ON-state current			0.1		1.0		1.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   = V <sub>CC</sub> - GND (see Fig. 8)
lcc	quiescent supply current			2.0		20.0		40.0	μΑ	4.5 to 5.5	V <sub>CC</sub> or GND	V <sub>is</sub> = GND or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or GND
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at V <sub>CC</sub> or GND

#### Note

<sup>1.</sup> The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given here. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
En	1.00

# 74HC/HCT4016

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				•	Γ <sub>amb</sub> (	°C)				-	TEST CONDITIONS
SYMBOL	PARAMETER				74HC	т			UNIT	,,	OTHER
STINIBUL	FANAMETEN		+25		-40 t	to +85	-40 to	+125	ONT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		6	12		15		18	ns	4.5	$R_L = \infty$ ; $C_L = 50 pF$ (see Fig. 16)
<sup>t</sup> PZH	turn "ON" time E <sub>n</sub> to V <sub>os</sub>		17	35		44		53	ns	4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 17 and 18)
tPZL	turn "ON" time E <sub>n</sub> to V <sub>os</sub>		25	52		65		78	ns	4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 17 and 18)
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>n</sub> to V <sub>OS</sub>		19	35		44		53	ns	4.5	R <sub>L</sub> = 1 k $\Omega$ ; C <sub>L</sub> = 50 pF (see Figs 17 and 18)

#### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

#### Recommended conditions and typical values

 $GND = 0 V; t_r = t_f = 6 ns$ 

SYMBOL	PARAMETER	typ.	UNIT	v <sub>cc</sub>	V <sub>is(p-p)</sub>	CONDITIONS
	sine-wave distortion f =1 kHz	0.80 0.40	% %	4.5 9.0	4.0 8.0	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	2.40 1.20	% %	4.5 9.0	4.0 8.0	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	4.5 9.0	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ ; f = 1 MHz (see Figs 10 and 15)
	crosstalk between any two switches	-60 -60	dB dB	4.5 9.0	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ ; f = 1 MHz (see Fig. 12)
V <sub>(p-p)</sub>	crosstalk voltage between enable or address input to any switch (peak-to-peak value)	110 220	mV mV	4.5 9.0		$R_L = 600 \Omega$ ; $C_L = 50 pF$ ; $f = 1 MHz (E_n, square wave$ between $V_{CC}$ and $GND$ , $t_r = t_f = 6 ns$ ) (see Fig. 13)
f <sub>max</sub>	minimum frequency response (-3dB)	150 160	MHz MHz	4.5 9.0	note 2	$R_L = 50 \Omega$ ; $C_L = 10 pF$ (see Figs 11 and 14)
CS	maximum switch capacitance	5	pF			

#### Notes to AC characteristics


#### General note


 $V_{is}$  is the input voltage at a  $Y_n$  or  $Z_n$  terminal, whichever is assigned as an input.  $V_{OS}$  is the output voltage at a  $Y_n$  or  $Z_n$  terminal, whichever is assigned as an output.

#### Notes

- 1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ). 2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega$ ).

# 74HC/HCT4016






#### Note to Figs 10 and 11

Test conditions:  $\begin{array}{l} \text{V}_{CC} = 4.5 \text{ V; GND} = 0 \text{ V;} \\ \text{R}_L = 50 \text{ } \Omega; \text{ R}_{source} = 1 \text{ k} \Omega. \end{array}$ 

Fig. 11 Typical frequency response.

## 74HC/HCT4016






Fig. 13 Test circuit for measuring crosstalk between control and any switch.

# 




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.






Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.

# 74HC/HCT4016

#### **AC WAVEFORMS**





#### Note to AC waveforms


(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 7

# **Quad Bilateral Switches**

## 74HC/HCT4016

#### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH	Vis
tPZH	GND	VCC
tPZL	VCC	GND
tPHZ	GND	VCC
tPLZ	VCC	GND
others	open	pulse

V<sub>CC</sub> GND

Fig. 18 Test circuit for measuring AC performance.

Definitions for Figs 18 and 19:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

				t <sub>r</sub> ; t <sub>f</sub>	
	FAMILY	AMPLITUDE	VM	f <sub>max</sub> ; PULSE WIDTH	OTHER
	74HC	V <sub>CC</sub>	50%	< 2 ns	6 ns
Ì	74HCT	3.0 V	1.3 V	< 2 ns	6 ns

Fig. 19 Input pulse definitions.

# **Signetics**

# 74HC/HCT4017 Johnson Decade Counter with 10 Decoded Outputs

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4017 are high-speed Si-gate CMOS devices and are pin compatible with the "4017" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4017 are 5-stage Johnson decade counters with 10 decoded active HIGH outputs ( $\Omega_0$  to  $\Omega_9$ ), an active LOW output from the most significant flip-flop { $\overline{\Omega}_{5,9}$ }, active HIGH and active LOW clock inputs (CP $_0$  and  $\overline{CP}_1$ ) and an overriding asynchronous master reset input (MR).

The counter is advanced by either a LOW-to-HIGH transition at  $CP_0$  while  $\overline{CP}_1$  is LOW or a HIGH-to-LOW transition at  $\overline{CP}_1$  while  $CP_0$  is HIGH (see also function table).

When cascading counters, the  $\overline{Q}_{5.9}$  output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the CP<sub>0</sub> input of the next counter.

A HIGH on MR resets the counter to zero ( $\Omega_0 = \overline{\Omega}_{5.9} = \text{HIGH}$ ;  $\Omega_1$  to  $\Omega_9 = \text{LOW}$ ) independent of the clock inputs (CP $_0$  and  $\overline{\text{CP}}_1$ ).

Automatic code correction of the counter is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 11 clock pulses.

SYMBOL	PARAMETER	CONDITIONS	TYI	UNIT	
	PANAMETER	CONDITIONS	нс	нст	UNII
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $CP_0$ , $\overline{CP}_1$ to $Q_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	20	21	ns
f <sub>max</sub>	maximum clock frequency	- ACC = 2 A	77	67	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub> power dissipation capacitance per package		notes 1 and 2	35	36	pF

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4017N: 16-pin plastic DIP; NJ1 package 74HC / HCT4017D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 4, 7, 10, 1, 5, 6, 9, 11	Q <sub>0</sub> to Q <sub>9</sub>	decoded outputs
8	GND	ground (0 V)
12	Ō <sub>5-9</sub>	carry output (active LOW)
13	CP <sub>1</sub>	clock input (HIGH-to-LOW, edge-triggered)
14	CP <sub>0</sub>	clock input (LOW-to-HIGH, edge-triggered)
15	MR	master reset input (active HIGH)
16	Vcc	positive supply voltage
	1	[


# 7

# Johnson Decade Counter with 10 Decoded Outputs


# 74HC/HCT4017







# 74HC/HCT4017



#### **FUNCTION TABLE**


MR	CP <sub>0</sub>	CP <sub>1</sub>	OPERATION
H	X H ↑ L	X ↓ L X H	Q <sub>0</sub> = Q <sub>5</sub> .g = H; Q <sub>1</sub> to Q <sub>9</sub> = L counter advances counter advances no change no change
l L	;;	Ĺ	no change

H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition ↓ = HIGH-to-LOW clock transition



# 74HC/HCT4017



74HC/HCT4017

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	T <sub>amb</sub> (	°C)	ALTERNATION APPROXI			-	TEST CONDITIONS
SYMBOL	PARAMETER		74HC						UNIT	vcc	WAVEFORMS
STWIBUL	FANAMETER		+25		<b>-40</b>	to +85	-40 to	o +125	ONT	V	WAVELOUING
		min	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>0</sub> to Q <sub>n</sub>		63 23 18	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 9
tPHL/ tPLH	propagation delay CP0 to $\overline{\Omega}_{5-9}$		63 23 18	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 9
tpHL/ tpLH	propagation delay CP <sub>1</sub> to O <sub>n</sub>		61 22 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{\text{CP}}_1$ to $\overline{\Omega}_{5-9}$		61 22 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> PHL	propagation delay MR to Q <sub>1—9</sub>		55 20 16	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 8
t <sub>PLH</sub>	propagation delay MR to $\overline{\Omega}_{5-9}$ , $\Omega_{0}$		55 20 16	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 8
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 9
tw	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
tw	master reset pulse width; HIGH	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
t <sub>rem</sub>	removal time MR to CP <sub>0</sub> , CP <sub>1</sub>	5 5 5	-17 -6 -5		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 8
t <sub>su</sub>	set-up time  CP <sub>1</sub> to CP <sub>0</sub> ; CP <sub>0</sub> to CP <sub>1</sub>	50 10 9	-8 -3 -2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 7
th	hold time CP <sub>0</sub> to CP <sub>1</sub> ; CP <sub>1</sub> to CP <sub>0</sub>	50 10 9	17 6 5		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 7
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 25	23 70 83		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 8

# 7

# Johnson Decade Counter with 10 Decoded Outputs

# 74HC/HCT4017

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP <sub>1</sub> CP <sub>0</sub>	0.40 0.25
MŘ	0.50


#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

				•	T <sub>amb</sub> (	°C)					TEST CONDITIONS
SYMBOL	PARAMETER		74НСТ								WAVEFORMS
STIMIBOL	FANAMETEN		+25		<b>-40</b>	to +85	-40 t	o +125	UNIT	v <sub>cc</sub>	WAVEIONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /	propagation delay CP <sub>0</sub> to Ω <sub>n</sub>		25	46		58		69	ns	4.5	Fig. 9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP0 to $\overline{\Omega}_{5-9}$		25	46		58		69	ns	4.5	Fig. 9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>1</sub> to Ω <sub>n</sub>		25	50		63		75	ns	4.5	Fig. 9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{\text{CP}}_1$ to $\overline{\Omega}_{5-9}$		25	50		63		75	ns	4.5	Fig. 9
t <sub>PHL</sub> / tPLH	propagation delay MR to Q <sub>1</sub> _9		22	46		58		69	ns	4.5	Fig. 8
<sup>t</sup> PLH	propagation delay MR to $\overline{Q}_{5-9}$ , $Q_0$		20	46		58		69	ns	4.5	Fig. 8
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 9
t <sub>W</sub>	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 8
tw	master reset pulse width; HIGH	16	4		20		24		ns	4.5	Fig. 8
<sup>t</sup> rem	removal time MR to CP <sub>0</sub> , CP <sub>1</sub>	5	-5		5		5		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time  CP <sub>1</sub> to CP <sub>0</sub> ; CP <sub>0</sub> to CP <sub>1</sub>	10	-3		13		15		ns	4.5	Fig. 7
<sup>t</sup> h	hold time CP <sub>0</sub> to CP <sub>1</sub> ; CP <sub>1</sub> to CP <sub>0</sub>	10	6		13		15		ns	4.5	Fig. <b>7</b>
f <sub>max</sub>	maximum clock pulse frequency	30	61		24		20		MHz	4.5	Fig. 8

## 74HC/HCT4017

#### **AC WAVEFORMS**






Fig. 8 Waveforms showing the minimum pulse widths for CP0,  $\overline{\text{CP}}_1$  and MR inputs; the recovery time for MR and the propagation delays for MR to  $\Omega_n$  and  $\overline{\Omega}_{5\text{-}9}$  outputs.




Fig. 9 Waveforms showing the propagation delays for CP<sub>0</sub>,  $\overline{\text{CP}}_1$  to  $\Omega_{\Pi}$ ,  $\overline{\Omega}_{5\text{-}9}$  outputs and the output transition times.

#### Note to Figs 8 and 9

Conditions:  $\overline{CP}_1$  = LOW while  $CP_0$  is triggered on a LOW-to-HIGH transition and  $CP_0$  = HIGH, while  $\overline{CP}_1$  is triggered on a HIGH-to-LOW transition.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

## 74HC/HCT4017


#### APPLICATION INFORMATION

Some applications for the "4017" are:

- · Decade counter with decimal decoding
- 1 out of n decoding counter (when cascaded)
- Sequential controller
- Timer

Figure 10 shows a technique for extending the number of decoded output states for the "4017".

Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).



#### Note to Fig. 10

It is essential not to enable the counter on  $\overline{CP}_1$  when  $CP_0$  is HIGH, or on  $CP_0$  when  $\overline{CP}_1$  is LOW, as this would cause an extra count.

# **Signetics**

# 74HC/HCT4020 14-Stage Binary Ripple Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

ICC category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4020 are high-speed Si-gate CMOS devices and are pin compatible with the "4020" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4020 are 14-stage binary ripple counters with a clock input ( $\overline{CP}$ ), an overriding asynchronous master reset input (MR) and twelve fully buffered parallel outputs ( $Q_0$ ,  $Q_3$  to  $Q_{13}$ ).

The counter is advanced on the HIGH-to-LOW transition of  $\overline{\mathbb{CP}}$ .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{\text{CP}}$ .

Each counter stage is a static toggle flip-flop.

SYMBOL	DADAMETER	CONDITIONS	TYP	LINUT		
	PARAMETER	CONDITIONS	нс	нст	UNIT	
tpHL/	propagation delay  CP to Q <sub>0</sub> Q <sub>n</sub> to Q <sub>n+1</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	11 6 17	15 6 19	ns ns ns	
f <sub>max</sub>	maximum clock frequency		101	52	MHz	
cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	19	20	pF	

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

fi = input frequency in MHz CI

CL = output load capacitance in pF

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4020N: 16-pin plastic DIP; NJ1 package 74HC / HCT4020D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3	Ω <sub>0</sub> , Ω <sub>3</sub> to Ω <sub>13</sub>	parallel outputs
8	GND	ground (0 V)
10	CP	clock input (HIGH-to-LOW, edge-triggered)
11	MR	master reset input (active HIGH)
16	Vcc	positive supply voltage

#### **FUNCTION TABLE**

INF	PUTS	OUTPUTS
CP	MR	Q <sub>0</sub> , Q <sub>3</sub> to Q <sub>13</sub>
1	L	no change
<b>†</b>	L	count

H = HIGH voltage level

L = LOW voltage level

X = don't care


↑ = LOW-to-HIGH clock transition


↓ = HIGH-to-LOW clock transition


# 7


# 14-Stage Binary Ripple Counter


## 74HC/HCT4020














74HC/HCT4020

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				7	amb (	°C)				7	TEST CONDITIONS
SYMBOL	PARAMETER		74HC							Vcc	WAVEFORMS
STWIBOL	FARAMETER		+25		-40 to +85		-40 t	o +125	UNIT	V	WAVETONING
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay CP to Q <sub>0</sub>		39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 7
t <sub>PHL</sub> /	propagation delay $\Omega_{n}$ to $\Omega_{n+1}$		22 8 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		55 20 16	170 34 29		215 43 37		225 51 43	ns .	2.0 4.5 6.0	Fig. 8
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7
t <sub>W</sub>	clock pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
tw	master reset pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
t <sub>rem</sub>	removal time MR to CP	50 10 9	6 2 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	30 92 109		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 7

# 7

# 14-Stage Binary Ripple Counter

## 74HC/HCT4020

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP	0.85
MR	1,10


#### AC CHARACTERISTICS FOR 74HCT


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				1	「amb('	°C)		TEST CONDITIONS			
SYMBOL					74HC	Т		V	WAVEFORMS		
STWIBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub>		18	36		45		54	ns	4.5	Fig. 7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>		8	15		19		22	ns	4.5	Fig. 7
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		22	45		56		68	ns	4.5	Fig. 8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 7
tW	clock pulse width HIGH	20	7		25		30		ns	4.5	Fig. 7
tW	master reset pulse width HIGH	20	8		25		30		ns	4.5	Fig. 8
t <sub>rem</sub>	removal time MR to CP	10	2		13		15		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	25	47		20		17		MHz	4.5	Fig. 7

# 74HC/HCT4020

#### **AC WAVEFORMS**





#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT4024 7-Stage Binary Ripple Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the "4024" of the "40008" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4024 are 7-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q<sub>0</sub> to Q<sub>6</sub>).

The counter advances on the HIGH-to-LOW transition of  $\overline{\text{CP}}$ .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{\text{CP}}$ .

Each counter stage is a static toggle flip-flop.

#### **APPLICATIONS**

- Frequency dividing circuits
- Time delay circuits

SYMBOL	PARAMETER	CONDITIONS	TYP	LINIT	
	PARAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub>	C <sub>L</sub> = 15 pF - V <sub>CC</sub> = 5 V	14	14	ns
f <sub>max</sub>	maximum clock frequency	_ vCC = 2 v	90	70	MHz
CI	input capacitance		3.5	3.5	рF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	25	27	pF

GND = 0 V;  $T_{amb} = 25 \,^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

 $f_0$  = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4024N: 14-pin plastic DIP; NH1 package 74HC / HCT4024D: 14-pin SO-14; DH1 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP	clock input (HIGH-to-LOW, edge-triggered)
2	MR	master reset input (active HIGH)
12, 11, 9, 6, 5, 4, 3	Q <sub>0</sub> to Q <sub>6</sub>	parallel outputs
7	GND	ground (0 V)
8, 10, 13	n.c.	not connected
14	Vcc	positive supply voltage

# 74HC/HCT4024










Fig. 4 Functional diagram.

#### **FUNCTION TABLE**

INP	UTS	OUTPUTS
CP	MR	Qn
↑ ↓ X	L L H	no change count L


H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

↓ = HIGH-to-LOW clock transition



## 74HC/HCT4024

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

				-	Г <sub>ать</sub> (	°C)		TEST CONDITIONS			
OVAADOL					74H	2					
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay CP to Q <sub>0</sub>		47 17 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>0</sub>		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\Omega_n$ to $\Omega_{n+1}$		25 9 7	80 16 14		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
tw	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
tW	master reset pulse width HIGH	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>rem.</sub>	removal time MR to CP	50 10 9	6 2 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	27 82 98		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

# 74HC/HCT4024

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP	0.75
MR	0.85


#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
CVMDO	 				74HC	т						
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> /	propagation delay CP to Q <sub>0</sub>		17	35		44		53	ns	4.5	Fig. 6	
<sup>t</sup> PHL	propagation delay MR to Q <sub>0</sub>		21	40		50		60	ns	4.5	Fig. 6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>		9	16		20		24	ns	4.5	Fig. 6	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	16	9		20		24		ns	4.5	Fig. 6	
t <sub>W</sub>	master reset pulse width HIGH	16	6		20		24		ns	4.5	Fig. 6	
t <sub>rem</sub>	removal time MR to CP	10	0		13		15		ns	4.5	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	30	64		24		20		MHz	4.5	Fig. 6	

## 74HC/HCT4024

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC/HCT4040 12-Stage Binary Ripple Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with the "4040" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4040 are 12-stage binary ripple counters with a clock input ( $\overline{CP}$ ), an overriding asynchronous master reset input (MR) and twelve parallel outputs ( $Q_0$  to  $Q_1$ 1).

The counter is advances on the HIGH-to-LOW transition of  $\overline{CP}$ .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{CP}$ .

Each counter stage is a static toggle flip-flop.

#### **APPLICATIONS**

- Frequency dividing circuits
- Time delay circuits.
- Control counters

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT	
	PANAMETER	CONDITIONS	нс	нст	UNIT
tpHL/ tpLH	$\begin{array}{c} \text{propagation delay} \\ \hline \text{CP to } Q_0 \\ Q_n \text{ to } Q_{n+1} \end{array}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14 8	16 8	ns ns
f <sub>max</sub>	maximum clock frequency		90	79	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	20	20	pF

GND = 0 V; 
$$T_{amb} = 25 \, ^{\circ}C$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4040N: 16-pin plastic DIP; NJ1 package 74HC / HCT4040D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
8	GND	ground (0 V)
9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1	Q <sub>0</sub> to Q <sub>11</sub>	parallel outputs
10	CP	clock input (HIGH-to-LOW, edge-triggered)
11	MR	master reset input (active HIGH)
16	Vcc	positive supply voltage


# 7


# 12-Stage Binary Ripple Counter

# 74HC/HCT4040









#### **FUNCTION TABLE**

INP	UTS	OUTPUTS
CP	MR	Q <sub>n</sub>
↑ ↓ X	L L H	no change count L


H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

↓ = HIGH-to-LOW clock transition



Product Specification

# 12-Stage Binary Ripple Counter

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL PARAM	B. B. M. T. T. B.				74H0	>	UNIT	V	WAVEFORMS			
	PANAMETER		+25		-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Ω <sub>0</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 6	
t <sub>PHL</sub> /	propagation delay Ω <sub>n</sub> to Ω <sub>n+1</sub>		28 10 8	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
t <sub>W</sub>	master reset pulse width; HIGH	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
t <sub>rem</sub>	removal time MR to CP	50 10 9	8 3 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 6	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	27 82 98		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

## 74HC/HCT4040

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT				
CP	0.85				
MR	1.10				


#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS	
	PARAMETER										
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>0</sub>		19	40		50		60	ns	4.5	Fig. 6
tPHL/ tPLH	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>		10	20		25		30	ns	4.5	Fig. 6
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		23	45		56		68	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
tw	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 6
tW	master reset pulse width; HIGH	16	6		20		24		ns	4.5	Fig. 6
t <sub>rem</sub>	removal time MR to CP	10	2		13		15		ns	4.5	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	30	72		24		20		MHz	4.5	Fig. 6

# 74HC/HCT4040

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT4046A Phase-Locked Loop with **VCO**

**Product Specification** 

#### **HCMOS Products**

#### FEATURES

- Low power consumption
- Centre frequency of up to 17 MHz (typ.) at  $V_{CC} = 4.5 \text{ V}$
- Choice of three phase comparators: **EXCLUSIVE-OR:** edge-triggered JK flip-flop: edge-triggered RS flip-flop
- **Excellent VCO frequency linearity**
- VCO-inhibit control for ON/OFF keving and for low standby power consumption
- Minimal frequency drift
- Operating power supply voltage

VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V

- Zero voltage offset due to op-amp
- Output capability: standard
- I<sub>CC</sub> category: MSI

PCPOUT 1

PC1<sub>OUT</sub> 2

COMPIN 3

VCO<sub>OUT</sub> 4

GND 8

GENERAL DESCRIPTION

SYMBOL	PARAMETER	CONDITIONS	ТҮР	UNIT	
	PARAMETER	CONDITIONS	нс	нст	UNIT
fo	VCO centre frequency	C1 = 40 pF R1 = 3 kΩ V <sub>CC</sub> = 5 V	18	18	MHz
CI	input capacitance (pin 5)		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	note 1	38	39	pF

 $GND = 0 V; T_{amb} = 25 °C$ 

#### Note 1

Applies to phase comparator section only (VCO disabled). For power dissipation of VCO and demodulator sections see Figs 22, 23 and 24.

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4046AN: 16-pin plastic DIP; NJ1 package 74HC / HCT4046AD: 16-pin SO-16; DJ1 package

The 74HC/HCT4046A are high-speed Si-gate CMOS devices and are pin compatible with the "4046" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4046A are phase-lockedloop circuits that comprise a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3) with a common signal input amplifier and a common comparator input.

4046A

16 V<sub>CC</sub>

15 PC3<sub>OUT</sub>

13 PC2<sub>OUT</sub>

10 DEMOUT

9 VCO<sub>IN</sub>

14 SIGIN

12 R<sub>2</sub>

11 R<sub>1</sub>

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit region of the input amplifiers. With a passive low-pass filter, the "4046A" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

keeps small voltage signals within the linear




Fig. 2 Logic symbol.

#### **APPLICATIONS** FM modulation and demodulation

- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control







Fig. 1 Pin configuration.

7Z96024

### 74HC/HCT4046A

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCPOUT	phase comparator pulse output
2	PC1 <sub>OUT</sub>	phase comparator 1 output
3	COMPIN	comparator input
4	vco <sub>out</sub>	VCO output
5	INH	inhibit input
6	C1 <sub>A</sub>	capacitor C1 connection A
7	C1 <sub>B</sub>	capacitor C1 connection B
8	GND	ground (0 V)
9	vco <sub>IN</sub>	VCO input
10	DEMOUT	demodulator output
11	R <sub>1</sub>	resistor R1 connection
12	R <sub>2</sub>	resistor R2 connection
13	PC2 <sub>OUT</sub>	phase comparator 2 output
14	SIGIN	signal input
15	PC3 <sub>OUT</sub>	phase comparator 3 output
16	V <sub>CC</sub>	positive supply voltage



# GENERAL DESCRIPTION (Cont'd) VCO

The VCO requires one external capacitor C1 (between C1  $_{\rm A}$  and C1 $_{\rm B}$ ) and one external resistor R1 (between R1 and GND) or two external resistors R1 and R2 (between R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM $_{\mbox{OUT}}$ ). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (Rs) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

#### Phase comparators

The signal input (SIG<sub>IN</sub>) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### Phase comparator 1 (PC1)

This is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:


$$V_{DEMOUT} = \frac{V_{CC}}{\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where  $v_{\mbox{\scriptsize DEMOUT}}$  is the demodulator output at pin 10;

V<sub>DEMOUT</sub> = V<sub>PC1OUT</sub> (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIG\_IN) and the comparator input (COMP\_IN) as shown in Fig. 6. The average of VDEMOUT is equal to 1/2 VCC when there is no signal

### 74HC/HCT4046A



or noise at SIG  $_{IN}$  and with this input the VCO oscillates at the centre frequency (f $_{o}$ ). Typical waveforms for the PC1 loop locked at f $_{o}$  are shown in Fig. 7.

The frequency capture range  $(2f_C)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.




Fig. 6 Phase comparator 1: average output voltage versus input phase difference:

VDEMOUT = VPC10UT =

 $\frac{V_{CC}}{\pi}(\phi_{SIGIN} - \phi_{COMPIN})$ 

 $\phi$ DEMOUT =  $(\phi$ SIGIN  $- \phi$ COMPIN).




Fig. 7 Typical waveforms for PLL using phase comparator 1, loop locked at fo.

### 74HC/HCT4046A

#### GENERAL DESCRIPTION (Cont'd)

#### Phase comparators (Cont'd)

Phase comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig. 5) where SIGIN causes an up-count and COMPIN a down-count. The transfer function of PC2, assuming ripple  $\{f_r=f_j\}$  is suppressed, is:

 $V_{DEMOUT} = \frac{V_{CC}}{4\pi} (\phi_{SIGIN} - \phi_{COMPIN})$ 

where VDEMOUT is the demodulator output at pin 10;

VDEMOUT = VPC2OUT (via low-pass filer).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of SIGIN and COMPIN as shown in Fig. 8. Typical waveforms for the PC2 loop locked at fo are shown in Fig. 9.

When the frequencies of SIG\_IN and COMP\_IN are equal but the phase of SIG\_IN leads that of COMP\_IN, the p-type output driver at PC2\_OUT is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of SIG\_IN lags that of COMP\_IN, the n-type driver is held "ON"

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the  $SIG_{IN}$  frequency is lower than the  $COMP_{IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the

voltage at the capacitor (C2) of the low-pass filter connected to PC2<sub>OUT</sub> varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIGIN and COMPIN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIGIN the VCO adjusts, via PC2, to its lowest frequency.




Fig. 8 Phase comparator 2: average output voltage versus input phase difference:

V<sub>DEMOUT</sub> = V<sub>PC2OUT</sub> =

 $\frac{V_{CC}}{4\pi}(\phi_{SIGIN} - \phi_{COMPIN})$ 

 $\phi$ DEMOUT =  $(\phi$ SIGIN -  $\phi$ COMPIN).




Fig. 9 Typical waveforms for PLL using phase comparator 2, loop locked at f<sub>0</sub>.

## 7

## Phase-Locked Loop with VCO

### 74HC/HCT4046A

Phase comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEMOUT} = \frac{V_{CC}}{2\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where VDEMOUT is the demodulator output at pin 10;
VDEMOUT = VPC3OUT (via low-pass filter).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of SIG $_{\rm IN}$  and COMP $_{\rm IN}$  as shown in Fig. 10. Typical waveforms for the PC3 loop locked at  $_{\rm IO}$  are shown in Fig. 11.

The phase-to-output response characteristic of PC3 (Fig. 10) differs from that of PC2 in that the phase angle between SIG<sub>IN</sub> and COMP<sub>IN</sub> varies between 0° and 360° and is 180° at the centre frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple

content of the VCO input signal is higher. With no signal present at SIG<sub>1N</sub> the VCO adjusts, via PC3, to its highest frequency.




Fig. 10 Phase comparator 3: average output voltage versus input phase difference:

V<sub>DEMOUT</sub> = V<sub>PC3OUT</sub> =

$$\frac{V_{CC}}{2\pi}(\phi_{SIGIN} - \phi_{COMPIN})$$

 $\phi$ DEMOUT =  $(\phi$ SIGIN -  $\phi$ COMPIN).




Fig. 11 Typical waveforms for PLL using phase comparator 3, loop locked at  $f_0$ .

## 74HC/HCT4046A

### **RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT**

SYMBOL	PARAMETER		74HC			74HC1	•	UNIT	CONDITIONS
STIMBUL	FANAMETEN	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
VCC	DC supply voltage	3.0	5.0	6.0	4.5	5.0	5.5	V	
vcc	DC supply voltage if VCO section is not used	2.0	5.0	6.0	4.5	5.0	5.5	V	
٧ı	DC input voltage range	0		Vcc	0		Vcc	ν	
ν <sub>O</sub>	DC output voltage range	0		Vcc	0		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times (pin 5)		6.0	1000 500 400		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
Vcc	DC supply voltage	-0.5	+7	V	
±1IK	DC input diode current except C1 <sub>A</sub> , C1 <sub>B</sub>		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±11K	DC input diode current C1 <sub>A</sub> , C1 <sub>B</sub>		10	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±loк	DC output diode current		20	mA	for $V_0 < -0.5 \text{ V}$ or $V_0 > V_{CC} + 0.5 \text{ V}$
±ΙΟ	DC output source or sink current		25	mA	for -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stq</sub>	storage temperature range	- 65	+150	°C	
	power dissipation per package				for temperature range: -40 to +125 °C
Ptot	plastic DIL		500	mW	74HC/HCT above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K

## 74HC/HCT4046A

### DC CHARACTERISTICS FOR 74HC

### Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	DADAMETED				74H	С					OTHER	
SYMBUL	PARAMETER		+25		-40	to +85	-40 to +125		UNIT	V <sub>CC</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
lcc	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5, and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>1</sub> at pins 3 and 14 to be excluded	

### Phase comparator section

Voltages are referenced to GND (ground = 0 V)

				1	Γ <sub>amb</sub> (	°C)					TEST C	ONDITIONS
SYMBOL	PARAMETER				74H	С			UNIT	Vaa	Vı	OTHER
STWIBOL	PANAMETER		+25		-40	to +85	40 to +125		Civit	V <sub>CC</sub>	*1	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
V <sub>IH</sub>	DC coupled HIGH level input voltage SIGIN, COMPIN	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		v	2.0 4.5 6.0		
VIL	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	v	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage PCPOUT, PCnOUT	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	VIH or VIL	- I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA
v <sub>OH</sub>	HIGH level output voltage PCPOUT, PCnOUT	3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 4.0 mA - I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	VIH or VIL	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	v	4.5 6.0	VIH or VIL	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±lı	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			3.0 7.0 18.0 30.0		4.0 9.0 23.0 38.0		5.0 11.0 27.0 45.0	μА	2.0 3.0 4.5 6.0	V <sub>CC</sub> or GND	
±10Z	3-state OFF-state current PC2 <sub>OUT</sub>			0.5		5.0		10.0	μА	6.0	V <sub>IH</sub> or V <sub>IL</sub>	VO = VCC or GND
Rį	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		800 250 150						kΩ	3.0 4.5 6.0	point;	self-bias operating $\Delta V_{\parallel} = 0.5 \text{ V}$ ; gs 12, 13 and 14

## 74HC/HCT4046A

# DC CHARACTERISTICS FOR 74HC (Cont'd) VCO section

Voltages are referenced to GND (ground = 0 V)

				1	r <sub>amb</sub> (	°C)				TEST CONDITIONS			
0.4.001					74H	3							
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	V <sub>I</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.			}		
V <sub>IH</sub>	HIGH level input voltage INH	2.1 3.15 4.2	1.2 2.4 3.2		2.1 3.15 4.2		2.1 3.15 4.2		v	3.0 4.5 6.0			
VIL	LOW level input voltage INH		0.8 2.1 2.8	0.9 1,35 1.8		0.9 1.35 1.8		0.9 1.35 1.8	v	3.0 4.5 6.0			
v <sub>OH</sub>	HIGH level output voltage VCOOUT	2.9 4.4 5.9	3.0 4.5 6.0		2.9 4.4 5.9		2.9 4.4 5.9		v	3.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA	
v <sub>OH</sub>	HIGH level output voltage VCOOUT	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA	
V <sub>OL</sub>	LOW level output voltage VCOOUT		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA	
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0.15 0.16			0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA	
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40 0.40		0.47 0.47		0.54 0.54	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA	
±Iį	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μА	6.0	V <sub>CC</sub> or GND		
R1	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1	
R2	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1	
C1	capacitor range	40 40 40		no limit					pF	3.0 4.5 6.0			
V <sub>V</sub> COIN	operating voltage range at VCO <sub>IN</sub>	0.9 0.9 0.9	-	1.9 3.2 4.6					v	3.0 4.5 6.0		over the range specified for R1; for linearity see Figs 20 and 21. Refer to note 2	

### Notes

- 1. The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ .
- 2. The maximum operating voltage can be as high as  $V_{CC} 0.9 \text{ V}$ , however, this may result in an increased offset voltage.

## 7

# Phase-Locked Loop with VCO

## 74HC/HCT4046A

### **Demodulator section**

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (	°C)				TEST CONDITIONS			
0.44501	DADAMETED				74H	С			UNIT	V	OTHER		
SYMBOL	PARAMETER	+25			-40	-40 to +85		-40 to +125		VCC	OTHEN		
		min.	typ.	max.	min.	max.	min.	max.					
R <sub>S</sub>	resistor range	50 50 50		300 300 300					kΩ	3.0 4.5 6.0	at RS $>$ 300 k $\Omega$ the leakage current can influence VDEMOUT		
V <sub>OFF</sub>	offset voltage VCO <sub>IN</sub> to VDEMOUT		±30 ±20 ±10						mV	3.0 4.5 6.0	V <sub>I</sub> = V <sub>VCOIN</sub> = 1/2 V <sub>CC</sub> ; values taken over R <sub>S</sub> range; see Fig. 15		
R <sub>D</sub>	dynamic output resistance at DEMOUT		25 25 25						Ω	3.0 4.5 6.0	V <sub>DEMOUT</sub> = 1/2 V <sub>CC</sub>		

## 74HC/HCT4046A

### **AC CHARACTERISTICS FOR 74HC**

### Phase comparator section

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				7	Γ <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	C			UNIT	vcc	OTHER	
STIVIBUL	FANAMETER	+25			-40 to +85		-40 to +125		ONT	VCC	OTTLEN	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIGIN, COMPIN to PC1OUT		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 16	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIGIN, COMPIN to PCPOUT		96 35 28	340 68 58		425 85 72		510 102 87	ns	2.0 4.5 6.0	Fig. 16	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>		77 28 22	270 54 46		340 68 58		405 81 69	ns	2.0 4.5 6.0	Fig. 16	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 16	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		83 30 24	280 56 48		350 70 60		420 84 71.4	ns	2.0 4.5 6.0	Fig. 17	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		99 36 29	325 65 55		405 81 69		490 98 83	ns	2.0 4.5 6.0	Fig. 17	
V <sub>1(p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIGIN or COMPIN		0.05 0.05 0.05 0.05						v	2.0 3.0 4.5 6.0	f <sub>i</sub> = 1 MHz C <sub>L</sub> = 15 pF	

### **VCO** section

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	r <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	>			UNIT	Vcc	OTHER	
STIMBUL	FANAMETEN	+25		-40 to +85		-40 to +125			V	OTHER		
		min.	typ.	max.	typ.	max.	min.	max.				
Δf/T	frequency stability with temperature change				0.20 0.15 0.14				%/K	3.0 4.5 6.0	$V_{I} = V_{VCOIN} = 1/2 V_{CC};$ R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Fig. 18	
f <sub>o</sub>	VCO centre frequency (duty factor = 50%)	3.0 11.0 13.0							MHz	3.0 4.5 6.0	$V_{VCOIN} = 1/2 V_{CC}$ ; R1 = 3 kΩ; R2 = ∞; C1 = 40 pF; see Fig. 19	
∆f∨co	VCO frequency linearity		1.0 0.4 0.3						%	3.0 4.5 6.0	R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Figs 20 and 21	
δνco	duty factor at VCO <sub>OUT</sub>		50 50 50						%	3.0 4.5 6.0		

## 7

## Phase-Locked Loop with VCO

## 74HC/HCT4046A

### DC CHARACTERISTICS FOR 74HCT

Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
0.44001	200000				74H0	т	UNIT	Ţ.,				
SYMBOL	PARAMETER	+25			-40	-40 to +85		-40 to +125		VCC	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>1</sup> CC	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) $V_I = V_{CC} - 2.1 \text{ V}$		100	360		450		490	μΑ	4.5 to 5.5	pins 3 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>1</sub> at pins 3 and 14 to be excluded	

#### Note

1. The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given above. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD. COEFFICIENT
INH	1.00

## 74HC/HCT4046A

### DC CHARACTERISTICS FOR 74HCT (Cont'd)

Phase comparator section

Voltages are referenced to GND (ground = 0 V)

					r <sub>amb</sub> (	°C)				TEST CONDITIONS			
0.44001	PARAMETER				74HC	т			UNIT	V	Vi	OTHER	
SYMBOL	PARAMETER	+25			<b>40</b> 1	to +85	-40 to +125			VCC	٧,	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
VIH	DC coupled HIGH level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	3.15	2.4						v	4.5			
VIL	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		2.1	1.35					v	4.5			
Voн	HIGH level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>	4.4	4.5		4.4		4.4		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA	
V <sub>OH</sub>	HIGH level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>	3.98	4.32		3.84		3.7		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA	
V <sub>OL</sub>	LOW level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	ΙΟ = 20 μΑ	
V <sub>OL</sub>	LOW level output voltage PCP <sub>OUT</sub> , PC <sub>nOUT</sub>		0.15	0.26		0.33		0.4	v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA	
±۱į	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			30		38		45	μА	5.5	V <sub>CC</sub> or GND		
±10Z	3-state OFF-state current PC2OUT			0.5		5.0		10.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	
Rį	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		250						kΩ	4.5	point	self-bias operating $ \Delta V  = 0.5 V$ ; gs 12, 13 and 14	

## 74HC/HCT4046A

### DC CHARACTERISTICS FOR 74HCT (Cont'd) VCO section

Voltages are referenced to GND (ground = 0 V)

	DADAMETER			-	Г <sub>ать</sub> (	°C)			(	TEST CONDITIONS			
SYMBOL			74НСТ									OTHER	
	PARAMETER		+25			to +85	-40 to +125		UNIT	VCC	VI	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
VIH	HIGH level input voltage INH	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
VIL	LOW level input voltage INH		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
V <sub>ОН</sub>	HIGH level output voltage VCO <sub>OUT</sub>	4.4	4.5		4.4		4.4		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA	
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	3.98	4.32		3.84		3.7		v	4.5	VIH or VIL	- I <sub>O</sub> = 4.0 mA	
V <sub>OL</sub>	LOW level output voltage VCOOUT		0	0.1		0.1		0.1	v	4.5	VIH or VIL	Ι <sub>Ο</sub> = 20 μΑ	
V <sub>OL</sub>	LOW level output voltage VCO <sub>OUT</sub>		0.15	0.26		0.33		0.4	v	4.5	VIH or VIL	I <sub>O</sub> = 4.0 mA	
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40		0.47		0.54	v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA	
±Iį	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND		
R1	resistor range	3.0		300					kΩ	4.5		note 1	
R2	resistor range	3.0		300					kΩ	4.5		note 1	
C1	capacitor range	40		no limit					pF	4.5			
VVCOIN	operating voltage range at VCO <sub>IN</sub>	0.9		3.2					v	4.5		over the range specified for R1; for linearity see Figs 20 and 21. Refer to note 2	

### Notes

<sup>1.</sup> The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . 2. The maximum operating voltage can be as high as  $V_{CC}-0.9$  V, however, this may result in an increased offset voltage.

## 74HC/HCT4046A

### DC CHARACTERISTICS FOR 74HCT (Cont'd)

### **Demodulator section**

Voltages are referenced to GND (ground = 0 V)

				-	T <sub>amb</sub> (	°C)			TEST CONDITIONS		
0.44501		74HCT								V	OTHER
SYMBOL PARAMETER	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
R <sub>S</sub>	resistor range	50		300					kΩ	4.5	at R $_{S}$ $>$ 300 k $\Omega$ the leakage current can influence $V_{DEMOUT}$
V <sub>OFF</sub>	offset voltage VCOIN to VDEMOUT		±20						mV	4.5	V <sub>I</sub> = V <sub>VCOIN</sub> = 1/2 V <sub>CC</sub> ; values taken over R <sub>S</sub> range see Fig. 15
R <sub>D</sub>	dynamic output resistance at DEM <sub>OUT</sub>		25						Ω	4.5	V <sub>DEMOUT</sub> = 1/2 V <sub>CC</sub>

## 74HC/HCT4046A

### AC CHARACTERISTICS FOR 74HCT

### Phase comparator section

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				•	т <sub>ать</sub> (	°C)					TEST CONDITIONS
SYMBOL	PARAMETER	74HCT								Van	OTHER
31 MBOL	FARAWETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC1 <sub>OUT</sub>		26	45		56		68	ns	4.5	Fig. 16
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>		38	68		85		102	ns	4.5	Fig. 16
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>		34	60		75		90	ns	4.5	Fig. 16
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 16
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		35	60		75		90	ns	4.5	Fig. 17
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		40	70		88		105	ns	4.5	Fig. 17
V <sub>I (p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		0.05						v	4.5	f <sub>i</sub> = 1 MHz C <sub>L</sub> = 15 pF


### VCO section


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


				-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS		
0.44001	BABAMETER	74HCT								.,	OTHER	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	VCC	OTHER	
		min.	typ.	max.	typ.	max.	min.	max.				
Δf/T	frequency stability with temperature change				0.15				%/K	4.5	$V_1 = V_{VCOIN}$ within recommended range; R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Fig. 181	
f <sub>o</sub>	VCO centre frequency (duty factor = 50%)	11.0	17.0						MHz	4.5	$V_{VCOIN} = 1/2 V_{CC};$ $R1 = 3 k\Omega; R2 = \infty;$ C1 = 40 pF; see Fig. 19	
∆f <b>∨c</b> o	VCO frequency linearity		0.4						%	4.5	R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Figs 20 and 21	
δVCO	duty factor at VCO <sub>OUT</sub>		50						%	4.5		


### 74HC/HCT4046A

### FIGURE REFERENCES FOR DC CHARACTERISTICS









## 7

## Phase-Locked Loop with VCO

## 74HC/HCT4046A

### **AC WAVEFORMS**





Fig. 16 Waveforms showing input (SIGIN, COMPIN) to output (PCPOUT, PC1OUT, PC3OUT) propagation delays and the output transition times.




### Note to AC waveforms


(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT4046A

### **AC WAVEFORMS (Continued)**





## 74HC/HCT4046A



## 74HC/HCT4046A

#### AC WAVEFORMS (Continued)









Fig. 22 Power dissipation versus the value of R1:  $C_L = 50 \text{ pF}$ ;  $R2 = \infty$ ;  $V_{COIN} = 1/2 V_{CC}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ .

----C1 = 40 pF

--- C1 = 1 μF



---- C1 = 40 pF ---- C1 = 1 μF

Fig. 23 Power dissipation versus the value of R2:  $C_L$  = 50 pF; R1 =  $\infty$ ;  $V_{VCOIN}$  = GND = 0 V;  $T_{amb}$  = 25 °C.




Fig. 24 Typical dc power dissipation of demodulator section as a function of Rg: R1 = R2 =  $\infty$ ; T<sub>amb</sub> = 25  $^{\circ}$ C.

## 74HC/HCT4046A

### APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT4046A in a phase-lock-loop system.

References should be made to Figs 29, 30 and 31 as indicated in the table.

Values of the selected components should be within the following ranges:

R1 between 3 k $\Omega$  and 300 k $\Omega$ ; R2 between 3 k $\Omega$  and 300 k $\Omega$ ; R1 + R2 parallel value > 2.7 k $\Omega$ ;

C1 greater than 40 pF.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
VCO frequency without extra offset	PC1, PC2 or PC3	VCO frequency characteristic With R2 = $\infty$ and R1 within the range 3 k $\Omega$ < R1 < 300 k $\Omega$ , the characteristics of the VCO operation will be as shown in Fig. 25. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ .)
		Fig. 25 Frequency characteristic of VCO operating without offset: f <sub>O</sub> = centre frequency; 2f <sub>L</sub> = frequency lock range.
	PC1	Selection of R1 and C1 Given f <sub>o</sub> , determine the values of R1 and C1 using Fig. 29.
	PC2 or PC3	Given $f_{max}$ and $f_0$ , determine the values of R1 and C1 using Fig. 29, use Fig. 31 to obtain $2f_L$ and then use this to calculate $f_{min}$ .
VCO frequency with extra offset	PC1, PC2 or PC3	VCO frequency characteristic With R1 and R2 within the ranges 3 k $\Omega$ < R1 < 300 k $\Omega$ , 3 k $\Omega$ < R2 < 300 k $\Omega$ , the characteristics of the VCO operation will be as shown in Fig. 26.
	PC1, PC2 or PC3	Selection of R1, R2 and C1  Given $f_0$ and $f_L$ , determine the value of product R1C1 by using Fig. 31.  Calculate $f_{0ff}$ from the equation $f_{0ff} = f_0 - 4.3f_L$ .  Obtain the values of C1 and R2 by using Fig. 30.  Calculate the value of R1 from the value of C1 and the product R1C1.

## 74HC/HCT4046A

### APPLICATION IN FORMATION (Continued)

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS								
PLL conditions	PC1	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Fig. 6).								
with no signal at the SIG <sub>IN</sub> input	PC2	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = 0$ V (see Fig. 8).								
,	PC3	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = +360^{\circ}$ and $V_{VCOIN} = V_{CC}$ (see Fig. 10).								
PLL frequency capture range	PC1, PC2 or PC3	Loop filter component selection								
		INPUT C2 OUTPUT  (a) $\tau = R3 \times C2$ (b) amplitude characteristic (c) pole-zero diagram								
		A small capture range (2f <sub>c</sub> ) is obtained if $\tau > 2f_c \approx 1/\pi \sqrt{2\pi f_{\perp}/\tau}$ .								
		Fig. 27 Simple loop filter for PLL without offset.								
		(a) $\tau_1 = \text{R3} \times \text{C2}$ ; (b) amplitude characteristic (c) pole-zero diagram $\tau_2 = \text{R4} \times \text{C2}$ ; $\tau_3 = (\text{R3} + \text{R4}) \times \text{C2}$								
PLL locks on	PC1 or PC3	yes								
harmonics at centre frequency	PC2	no								
noise rejection at	PC1	high								
signal input	PC2 or PC3	low								
AC ripple content	PC1	$f_r = 2f_i$ , large ripple content at $\phi_{DEMOUT} = 90^\circ$								
when PLL is locked	PC2	$f_r = f_i$ , small ripple content at $\phi_{DEMOUT} = 0^\circ$								
	PC3	$f_r = f_{SIG_{IN}}$ , large ripple content at $\phi_{DEMOUT} = 180^\circ$								

### 74HC/HCT4046A




Fig. 29 Typical value of VCO centre frequency (f<sub>0</sub>) as a function of C1: R2 =  $\infty$ ; V<sub>VCOIN</sub> = 1/2 V<sub>CC</sub>; INH = GND; T<sub>amb</sub> = 25 °C.

### 74HC/HCT4046A

#### APPLICATION INFORMATION (Continued)




Fig. 30 Typical value of frequency offset as a function of C1: R1 =  $\infty$ ; V<sub>VCOIN</sub> = 1/2 V<sub>CC</sub>; INH = GND; T<sub>amb</sub> = 25 °C.

### 74HC/HCT4046A




Fig. 31 Typical frequency lock range (2f\_l) versus the product R1C1: VVCOIN range = 0.9 to (VCC - 0.9) V; VCC = 4.5 V; R2 =  $\infty$ .

# Sianetics

# 74HC4049 Hex Inverting High-to-Low Level Shifter

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

Output capability: standard

• I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC4049 is a high-speed Si-gate CMOS device and is pin compatible with the "4049" of the "4000B" series. It is specified in compliance with JEDEC standard no. 7.

The 74HC4049 provides six inverting buffers with a modified input protection structure, which has no diode connected to VCC. Input voltages of up to 15 V may therefore be used.

This feature enables the inverting buffers to be used as logic level translators, which will convert high level logic to low level logic. while operating from a low voltage power supply. For example 15 V logic ('4000B series") can be converted down to 2 V logic.

The actual input switch level remains related to the VCC and is the same as mentioned in the family characteristics. At the same time each part can be used as a simple inverter without level translation.

#### **APPLICATIONS**

• Converting 15 V logic ("4000B" series) down to 2 V logic.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
			HC	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	ns
CI	input capacitance		3.5	pF
CPD	power dissipation capacitance per buffer	note 1	14	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6ns$ 

#### Note

CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

f; = input frequency in MHz

CL = output load capacitance in pF fo = output frequency in MHz VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4049N: 16-pin plastic DIP; NJ1 package 74HC / HCT4049D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Vcc	positive supply voltage
2, 4, 6, 10, 12, 15	$1\overline{Y}$ to $6\overline{Y}$	data outputs
3, 5, 7, 9, 11, 14	1A to 6A	data inputs
8	GND	ground (0 V)
13, 16	n.c.	not connected


### 7

## Hex Inverting High-to-Low Level Shifter

## 74HC4049











Fig. 4 Functional diagram.






Fig. 6 Logic diagram (one level shifter).

### **FUNCTION TABLE**

INPUT	OUTPUT
nA	nΨ
L H	H L

H = HIGH voltage level L = LOW voltage level

## Hex Inverting High-to-Low Level Shifter

74HC4049

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
Vcc	DC supply voltage	-0.5	+7	V	
VIK	DC input voltage range	-0.5	+16	V	
-IK	DC input diode current		20	mA	for $V_{\parallel}$ < $-0.5$ V
±10K	DC output diode current		20	mA	for $V_{O}$ < $-0.5$ V or $V_{O}$ > $V_{CC}$ + $0.5$ V
±ΙΟ	DC output source or sink current - standard outputs		25	mA	for -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V
±ICC; ±IGND	DC V <sub>CC</sub> or GND current for types with: - standard outputs		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
D	power dissipation per package				for temperature range: -40 to +125 °C 74HC
P <sub>tot</sub>	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K

## Hex Inverting High-to-Low Level Shifter

74HC4049

### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (	°C)					TEST C	ONDITIONS
SYMBOL	PARAMETER	74HC										OTHER
STINIBUL	FARAMETER	+25			-40 to +85 -40			to +125	UNIT	VCC	٧ı	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
VIH	HIGH level input voltage	1.5 3.15 4.2	1.3 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		v	2.0 4.5 6.0		
VIL	LOW level input voltage		0.7 1.8 2.3	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	v	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage all outputs	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	VIH or VIL	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage standard outputs	3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	VIH or VIL	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage all outputs			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	VIH or VIL	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage standard outputs			0.26 0.26		0.33 0.33		0.4 0.4	v	4.5 6.0	VIH or VIL	IO = 4.0 mA IO = 5.2 mA
+ 1,	input leakage current			0.1		1.0		1.0	μА	6.0	V <sub>CC</sub> or GND	
± 1 <sub>1</sub>	imput leakage current			0.5		5.0		5.0	μΑ	2.0 to 6.0	15 V	
<sup>I</sup> CC	quiescent supply current			2.0		20.0		40.0	μΑ	6.0	15 V or GND	

### **AC CHARACTERISTICS FOR 74HC**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

			T <sub>amb</sub> (°C)								TEST CONDITIONS
SYMBOL PARAMETER		74HC									
	PARAMETER		+2	5	-40 to +85		-40 to +125		UNIT	V <sub>C</sub> C V	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nA to n₹		28 10 8	85 17 14		105 21 18		130 26 22	ns	2.0 4.5 6.0	Fig. 7
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7

## Hex Inverting High-to-Low Level Shifter

## 74HC4049

### **AC WAVEFORMS**



### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

# 74HC4050 Hex High-to-Low Level Shifter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### GENERAL DESCRIPTION

The 74HC4050 is a high-speed Si-gate CMOS device and is pin compatible with the "4050" of the "4000B" series. It is specified in compliance with JEDEC standard no. 7.

The 74HC4050 provides six non-inverting buffers with a modified input protection structure, which has no diode connected to V<sub>CC</sub>. Input voltages of up to 15 V may therefore be used. This feature enables the non-inverting buffers to be used as logic level translators, which will convert high level logic to low level logic, while operating from a low voltage power supply. For example 15 V logic ("4000B series") can be converted down to 2 V logic.

The actual input switch level remains related to the  $V_{CC}$  and is the same as mentioned in the family characteristics.

### **APPLICATIONS**

 Converting 15 V logic ("4000B" series) down to 2 V logic.

SYMBOL	PARAMETER CONDITIONS		TYPICAL HC	UNIT	
tPHL/ tPLH	propagation delay nA to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	7	ns	
Cı	input capacitance		3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	note 1	14	pF	

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

### **ORDERING INFORMATION / PACKAGE OUTLINES**

74HC / HCT4050N: 16-pin plastic DIP; NJ1 package 74HC / HCT4050D: 16-pin SO-16; DJ1 package


### PIN DESCRIPTION

	,	
PIN NO.	SYMBOL	NAME AND FUNCTION
1	Vcc	positive supply voltage
2, 4, 6, 10, 12, 15	1Y to 6Y	data outputs
3, 5, 7, 9, 11, 14	1A to 6A	data inputs
8	GND	ground (0 V)
13, 16	n.c.	not connected

11 5A

10 4Y

9 4A



3Y 6

3A 7

GND 8

Fig. 1 Pin configuration.

7293757





Fig. 2 Logic symbol.







Fig. 4 Functional diagram.






Fig. 6 Logic diagram (one level shifter).

### **FUNCTION TABLE**

INPUT	OUTPUT
nA	nΥ
L H	L H

H = HIGH voltage level L = LOW voltage level

## Hex High-to-Low Level Shifter

74HC4050

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
Vcc	DC supply voltage	-0.5	+7	V	
VIK	DC input voltage range	-0.5	+16	V	
-IIK	DC input diode current		20	mA	for V <sub>I</sub> < -0.5 V
±10K	DC output diode current		20	mA	for $V_{O}$ < $-0.5$ V or $V_{O}$ > $V_{CC}$ + $0.5$ V
±I0	DC output source or sink current - standard outputs		25	mA	for -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V
±ICC; ±IGND	DC VCC or GND current for types with: - standard outputs		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
В	power dissipation per package				for temperature range: —40 to +125 °C 74HC
P <sub>tot</sub>	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K

## Hex High-to-Low Level Shifter

## 74HC4050

### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL PARAM		T <sub>amb</sub> (°C)									TEST CONDITIONS		
	PARAMETER											OTHER	
STWIBUL	FARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	VI	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2	1.3 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		v	2.0 4.5 6.0			
VIL	LOW level input voltage		0.7 1.8 2.3	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V	2.0 4.5 6.0			
V <sub>OH</sub>	HIGH level output voltage all outputs	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	VIH or VIL	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA	
V <sub>ОН</sub>	HIGH level output voltage standard outputs	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	VIH or VIL	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA	
V <sub>OL</sub>	LOW level output voltage all outputs			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA	
V <sub>O</sub> L	LOW level output voltage standard outputs			0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	VIH or VIL	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA	
± I <sub>I</sub> input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND			
	imput leakage current			0.5		5.0		5.0	μΑ	2.0 to 6.0	15 V		
lcc	quiescent supply current			2.0		20.0		40.0	μΑ	6.0	15 V or GND		

### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS		
	PARAMETER		74HC							.	WANTEGRAG	
		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nA to nY		25 9 7	85 17 14		105 21 18		130 26 22	ns	2.0 4.5 6.0	Fig. 7	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	

## 7

## Hex High-to-Low Level Shifter

## 74HC4050

### **AC WAVEFORMS**



### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# Signetics

# **74HC/HCT4051** 8-Channel Analog Multiplexer/Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Wide analog input voltage range:
- Low "ON" resistance:

80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at V<sub>CC</sub> – V<sub>EE</sub> = 6.0 V 60  $\Omega$  (typ.) at  $V_{CC} - V_{EE} = 9.0 \text{ V}$ 

- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Output capability: non-standard
- Icc category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT4051 are high-speed Si-gate CMOS devices and are pin compatible with the "4051" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4051 are 8-channel analog multiplexers/demultiplexers with three digital select inputs (So to S2), an active LOW enable input (E), eight independent inputs/outputs (Y<sub>0</sub> to Y<sub>7</sub>) and a common input/output (Z).

With E LOW, one of the eight switches is selected (low impedance ON-state) by So to S2. With E HIGH, all switches are in the high impedance OFF-state, independent of So to S2.

V<sub>CC</sub> and GND are the supply voltage pins for the digital control inputs (So to S2, and E). The V<sub>CC</sub> to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (Yn to Yz, and Z) can swing between V<sub>CC</sub> as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STIMBUL	STMBUL PARAMETER		нс	нс нст	
tPZH/	turn "ON" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>	C <sub>L</sub> = 15 pF R <sub>L</sub> = 1 kΩ V <sub>CC</sub> = 5 V	22 20	22 24	ns ns
tPHZ/ tPLZ	turn "OFF" time Ē to V <sub>OS</sub> S <sub>n</sub> to V <sub>OS</sub>	V <sub>CC</sub> = 5 V	18 19	16 20	ns ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	22	24	pF
CS	max. switch capacitance independent common		5 25	5 25	pF pF

$$V_{EE}$$
 = GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

1. CpD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma ((C_L + C_S) \times V_{CC}^2 \times f_O)$$
 where:

 $C_L$  = output load capacitance in pF  $C_S$  = max. switch capacitance in pF fi = input frequency in MHz fo = output frequency in MHz

 $\Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_O\} = \text{sum of outputs} \quad V_{CC} = \text{supply voltage in } V$ 

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4051N: 16-pin plastic DIP; NJ1 package 74HC / HCT4051D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION	
3	Z	common input/output	
6	Ē	enable input (active LOW)	
7	VEE	negative supply voltage	
8	GND	ground (0 V)	
11, 10, 9	S <sub>0</sub> to S <sub>2</sub>	select inputs	
13, 14, 15, 12, 1, 5, 2, 4	Y <sub>0</sub> to Y <sub>7</sub>	independent inputs/outputs	
16	Vcc	positive supply voltage	


## 7

## 8-Channel Analog Multiplexer/Demultiplexer


## 74HC/HCT4051







## 74HC/HCT4051



#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating


#### **FUNCTION TABLE**

	IN	channel		
Œ	S <sub>2</sub>	S <sub>1</sub>	ON	
	L L L L	L H H	L H L H	$Y_0 - Z$ $Y_1 - Z$ $Y_2 - Z$ $Y_3 - Z$
L L L	H H H	L H H	L H L H	Y <sub>4</sub> - Z Y <sub>5</sub> - Z Y <sub>6</sub> - Z Y <sub>7</sub> - Z
Н	х	x	×	none

H = HIGH voltage level

L = LOW voltage level

X = don't care



## 74HC/HCT4051

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to VEE = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	-0.5	+11.0	V	
±11K	DC digital input diode current		20	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±1SK	DC switch diode current		20	mA	for $V_{S}$ < -0.5 V or $V_{S}$ > $V_{CC}$ + 0.5 V
±1 <sub>S</sub>	DC switch current		25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±1EE	DC V <sub>EE</sub> current		20	mA	
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminal Z, when switch current flows in terminals  $Y_n$ , the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no  $V_{CC}$  current will flow out of terminals  $Y_n$ . In this case there is no limit for the voltage drop across the switch, but the voltages at  $Y_n$  and Z may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### RECOMMENDED OPERATING CONDITIONS

01/14001	DADAMETED		74HC			74HC1	•		CONDITIONS
SYMBOL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7
Vcc	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
VI	DC input voltage range	GND		Vcc	GND		vcc	V	
٧s	DC switch voltage range	VEE		Vcc	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range			+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

## 74HC/HCT4051




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4051.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4051.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS				
SYMBOL		74HC/HCT							LINIT				\ \/.	
STIVIBOL		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	V <sub>EE</sub>	lS μ <b>A</b>	Vis	٧ı	
		min.	typ.	max.	min.	max.	min.	max.						
R <sub>ON</sub>	ON resistance (peak)		- 100 90 70	- 180 160 130		- 225 200 165		- 270 240 195	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IN</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 80 70 60	- 140 120 105		- 175 150 130		- 210 180 160	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 90 80 65	- 160 140 120		_ 200 175 150		- 240 210 180	$\Omega$ $\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	v <sub>cc</sub>	V <sub>IF</sub> or V <sub>IL</sub>
ΔR <sub>ON</sub>	maximum ∆ON resistance between any two channels		9 8 6						$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	V <sub>I</sub> F or V <sub>I</sub> L

#### Notes to DC characteristics

1. At supply voltages ( $V_{CC} - V_{EE}$ ) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

2. For test circuit measuring RON see Fig. 8.

## Ę

## 8-Channel Analog Multiplexer/Demultiplexer

## 74HC/HCT4051

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				7	amb (	°C)					TEST CONDITIONS		
0.44001	DADAMETED		74HC										OTHER
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	VEE	VI	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0			
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	V	2.0 4.5 6.0 9.0			
±1j	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch OFF-state current all channels			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>  = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±IS	analog switch ON-state current			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 11)
<sup>I</sup> CC	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>

## 74HC/HCT4051

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

2,46			T <sub>amb</sub> (°C)								TEST	CONDITIONS
CVMDOL	DADAMETED	74HC							UNIT	Vaa	\/	OTHER
SYMBOL	PARAMETER		+25		40	to +85	-40 to	o +1 <b>25</b>	UNII	VCC	V EE	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay V <sub>is</sub> to V <sub>os</sub>		14 5 4 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = \infty$ ; $C_L = 50 \text{ pF}$ (see Fig. 17)
t <sub>PZH</sub> / t <sub>PZL</sub>	turn ''ON'' time E to V <sub>os</sub>		72 26 21 16	225 45 38 32		280 56 48 40		340 68 58 48	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 18, 19 and 20)
tPZH/ tPZL	turn "ON" time S <sub>n</sub> to V <sub>OS</sub>		66 24 19 16	225 45 38 32		280 56 48 40		340 68 58 48	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 18, 19 and 20)
tPHZ/ tPLZ	turn "OFF" time Ē to V <sub>OS</sub>		58 21 17 16	225 45 38 32		280 56 48 40		340 68 58 48	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 18, 19 and 20)
tPHZ/ tPLZ	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>		61 22 18 16	225 45 38 32	-	280 56 48 40	1	340 68 58 48	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Figs 18, 19 and 20)

## 74HC/HCT4051

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0)

				7	T <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER	74НСТ							UNIT	V	V	Vı	OTHER
31 MIDOL	FANAMETEN	+25			-40 to +85		-40 to +125		UNIT	v <sub>CC</sub>	V <sub>EE</sub>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	OTHER
		min.	typ.	max.	min.	max.	min.	max.			į		
v <sub>IH</sub>	HIGH level input voltage	2.0	1.6	-	2.0		2.0		v	4.5 to 5.5			
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
±IĮ	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND	
± IS	analog switch OFF-state current per channel			0,1		1.0		1.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10
±IS	analog switch OFF-state current all channels			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 10
±1 <sub>S</sub>	analog switch ON-state current			0.4		4.0		4.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11
<sup>1</sup> cc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1V	other inputs at V <sub>CC</sub> or GND

#### Note to HCT types

1. The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given here. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
S <sub>n</sub>	0.50
E	0.50


## 74HC/HCT4051


#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS			
0.44001		74HCT										OTUED	
SYMBOL		+25		-40 to +85		-40 to +125		UNIT	VCC V	VEE	OTHER		
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> /	propagation delay V <sub>is</sub> to V <sub>os</sub>		5 4	12 8		15 10		18 12	ns	4.5 4.5		R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 17)	
t <sub>PZH</sub> /	turn "ON" time E to V <sub>OS</sub>		26 16	55 39		69 49		83 59	ns	4.5 4.5		$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 18, 19 and 20)	
t <sub>PZH</sub> /	turn "ON" time S <sub>n</sub> to V <sub>os</sub>		28 16	55 39		69 49		83 59	ns	4.5 4.5		$R_{L} = 1 \text{ k}\Omega$ ; $C_{L} = 50 \text{ pF}$ (see Figs 18, 19 and 20)	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E to V <sub>os</sub>		19 16	45 32		56 40		68 48	ns	4.5 4.5		$R_{L} = 1 \text{ k}\Omega$ ; $C_{L} = 50 \text{ pF}$ (see Figs 18, 19 and 20)	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>		23 16	45 32		56 40		68 48	. ns	4.5 4.5		$R_{L} = 1 \text{ k}\Omega$ ; $C_{L} = 50 \text{ pF}$ (see Figs 18, 19 and 20)	







## 74HC/HCT4051

#### **ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT**

#### Recommended conditions and typical values

GND = 0 V;  $T_{amb}$  = 25 °C

SYMBOL	PARAMETER	typ.	UNIT	V <sub>CC</sub>	V <sub>EE</sub> V	V <sub>is(p-p)</sub>	CONDITIONS
	sine-wave distortion f = 1 kHz	0.04 0.02	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	R <sub>L</sub> = $600 \Omega$ ; C <sub>L</sub> = $50 pF$ (see Figs 12 and 15)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		R <sub>L</sub> = $600 \Omega$ ; C <sub>L</sub> = $50 \text{ pF}$ ; f = $1 \text{ MHz}$ (F or S <sub>n</sub> , square-wave between V <sub>CC</sub> and GND, t <sub>r</sub> = t <sub>f</sub> = $6 \text{ ns}$ ) (see Fig. $16$ )
f <sub>max</sub>	minimum frequency response (—3dB)	170 180	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	$R_L$ = 50 Ω; $C_L$ = 10 pF (see Figs 13 and 14)
cs	maximum switch capacitance independent common	5 25	pF pF				


#### Notes to AC characteristics

#### General note


 $V_{is}$  is the input voltage at a  $Y_n$  or Z terminal, whichever is assigned as an input.  $V_{os}$  is the output voltage at a  $Y_n$  or Z terminal, whichever is assigned as an output.

#### Notes

- 1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ).
- 2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega$ ).



## 74HC/HCT4051



#### Note to Figs 12 and 13

Test conditions:  $\begin{array}{l} \text{V}_{CC} = 4.5 \text{ V}; \text{GND} = 0 \text{ V}; \text{V}_{EE} = -4.5 \text{ V}; \\ \text{R}_{L} = 50 \ \Omega; \text{R}_{source} = 1 \text{ k}\Omega \end{array}$ 

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.




Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.




Fig. 16 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 16

The crossfalk is defined as follows (oscilloscope output):

## 7

## 8-Channel Analog Multiplexer/Demultiplexer

## 74HC/HCT4051

#### **AC WAVEFORMS**




Fig. 17 Waveforms showing the input (V  $_{is})$  to output (V  $_{os})$  propagation delays.




Fig. 18 Waveforms showing the turn-ON and turn-OFF times.

#### Note to Fig. 18

(1) HC : 
$$V_M = 50\%$$
;  $V_I = GND$  to  $V_{CC}$ .  
HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

AMPLITUDE

AMPLITUDE

7Z87476.3

## 8-Channel Analog Multiplexer/Demultiplexer

## 74HC/HCT4051

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 19 Test circuit for measuring AC performance.

Fig. 20 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis
tPZH	VEE	VCC
tPZL	VCC	VEE
tPHZ	VEE	VCC
tPLZ	VCC	VEE
others	open	pulse

FAMILY	AMDLITUDE	v	t <sub>r</sub> ; t <sub>f</sub>					
FAMILY	AMPLITUDE	νм	f <sub>max</sub> ; PULSE WIDTH	OTHER				
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns	6 ns 6 ns				

Definitions for Figs 19 and 20:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint to  $t_r$ ,  $t_f$  with 50% duty factor.

## **Signetics**

# 74HC/HCT4052 **Dual 4-Channel Analog** Multiplexer/Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Wide analog input voltage range: ± 5 V.
- Low "ON" resistance:

80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at  $V_{CC} - V_{EE} = 6.0 \text{ V}$ 

60  $\Omega$  (typ.) at  $V_{CC} - V_{EE} = 9.0 \text{ V}$ Logic level translation:

- to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built ir
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT4052 are high-speed Si-gate CMOS devices and are pin compatible with the "4052" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4052 are dual 4-channel analog multiplexers/demultiplexers with common select logic. Each multiplexer has four independent inputs/outputs (nY0 to nY3) and a common input/output (nZ). The common channel select logics include two digital select inputs (So and S1) and an active LOW enable input  $(\overline{E})$ .

With E LOW, one of the four switches is selected (low impedance ON-state) by So and S1. With E HIGH, all switches are in the high impedance OFF-state, independent of So and S1.

VCC and GND are the supply voltage pins for the digital control inputs (So and S1, and  $\overline{E}$ ). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (nYo to nY3, and nZ) can swing between V<sub>CC</sub> as a positive limit and VEE as a negative limit. V<sub>CC</sub> - V<sub>EE</sub> may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, VFF is connected to GND (typically ground).

CYMPOL	DADAMETED	CONDITIONS	TYP	ICAL	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст		
tPZH/	turn "ON" time E or S <sub>n</sub> to V <sub>os</sub>	C <sub>L</sub> = 15 pF	28	18	ns	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time Ē or S <sub>n</sub> to V <sub>os</sub>	$R_L = 1 k\Omega$ $V_{CC} = 5 V$	21	13	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	57	57	pF	
cs	max. switch capacitance independent common		5 12	5 12	pF pF	

 $V_{FF} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$  where:

 $C_L$  = output load capacitance in pF  $C_S$  = max, switch capacitance in pF f; = input frequency in MHz

 $\begin{array}{lll} f_0 = \text{output frequency in MHz} & C_S^{\prime} = \text{max. switch capacit} \\ \Sigma \left\{ \left\{ C_L + C_S \right\} \times V_{CC}^2 \times f_0 \right\} = \text{sum of outputs} & V_{CC} = \text{supply voltage in V} \\ \end{array}$ 

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC}$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4052N: 16-pin plastic DIP; NJ1 package 74HC / HCT4052D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION

I IN DESCRIPTION	014	
PIN NO.	SYMBOL	NAME AND FUNCTION
1, 5, 2, 4 6	2Y <sub>0</sub> to 2Y <sub>3</sub>	independent inputs/outputs enable input (active LOW)
7	VEE	negative supply voltage
8	GND	ground (0 V)
10, 9	S <sub>0</sub> , S <sub>1</sub>	select inputs
12, 14, 15, 11	1Y <sub>0</sub> to 1Y <sub>3</sub>	independent inputs/outputs
13, 3	1Z, 2Z	common inputs/outputs
16	VCC	positive supply voltage


## 74HC/HCT4052







## 74HC/HCT4052



#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and
- demultiplexing
- Signal gating


#### **FUNCTION TABLE**

	INPUTS	CHANNEL	
Ē	S <sub>1</sub>	s <sub>0</sub>	ON
L L L	L L H	L H L	$     \begin{array}{r}       nY_0 - nZ \\       nY_1 - nZ \\       nY_2 - nZ \\       nY_3 - nZ    \end{array} $
Н	×	×	none

H = HIGH voltage level

L = LOW voltage level

X = don't care



## 74HC/HCT4052

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to VEE = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+11.0	V	
±I <sub>IK</sub>	DC digital input diode current		20	mA	for $V_{I} < -0.5 \text{ V}$ or $V_{I} > V_{CC} + 0.5 \text{ V}$
<sup>±</sup> IsK	DC switch diode current		20	mA	for $V_{S}$ < -0.5 V or $V_{S}$ > $V_{CC}$ + 0.5 V
±1s	DC switch current		25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±1EE	DC V <sub>EE</sub> current		20	mA	
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminals nZ, when switch current flows in terminals nY<sub>n</sub>, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no  $V_{CC}$  current will flow out of terminals nY<sub>n</sub>. In this case there is no limit for the voltage drop across the switch, but the voltages at nY<sub>n</sub> and nZ may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		74HC			74HC1	T		
STWIBUL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	٧	see Figs 6 and 7
Vcc	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
VI	DC input voltage range	GND		Vcc	GND		vcc	٧	
٧s	DC switch voltage range	VEE		Vcc	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

## 74HC/HCT4052

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				Т	amb (	°C)				TEST CONDITIONS					
evuno.	PARAMETER		74HC								.,		OTHER		
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	VCC V	V <sub>EE</sub>	VI.	OTHER		
		min.	typ.	max.	min.	max.	min.	max.							
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0					
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	v	2.0 4.5 6.0 9.0					
±1į	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND			
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>E</sub>    (see Fig. 10		
±IS	analog switch OFF-state current all channels			0.2		2.0		2.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>E</sub>    (see Fig. 10		
±1 <sub>S</sub>	analog switch ON-state current			0.2		2.0		2.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>E</sub>    (see Fig. 11		
lcc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>		

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				7	amb (	°C)				TEST CONDITIONS			
		74HC							UNIT	V	\/	071150	
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +1 <b>2</b> 5	UNII	V <sub>CC</sub>	V V	OTHER	
		min.	typ.	max.	min.	max.	min.	max.	1				
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay V <sub>is</sub> to V <sub>os</sub>		14 5 4 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>		105 38 30 26	325 65 55 46		405 81 69 58		490 98 83 69	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Figs 19, 20 and 21	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E to V <sub>OS</sub>		74 27 22 22	250 50 43 38		315 63 54 48		375 75 64 57	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega; C_L = 50 \text{ p}$ (see Figs 19, 20 and 21	

74HC/HCT4052




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4052.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4052.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS					
SYMBOL	PARAMETER	74HC/HCT							UNIT	Vcc	Vee	Is	Vis	V <sub>I</sub>	
OT MIDOL	TANAMETER	+25		-40 to +85		-40 to +125			ν	V <sub>EE</sub>	μ <b>A</b>	VIS	*1		
		min.	typ.	max.	min.	max.	min.	max.							
R <sub>ON</sub>	ON resistance (peak)		_ 100 90 70	- 180 160 130		- 225 200 165		_ 270 240 195	$\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IN</sub> or V <sub>IL</sub>	
R <sub>ON</sub>	ON resistance		150 80 70 60	_ 140 120 105		_ 175 150 130		- 210 180 160	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	VIH or VIL	
R <sub>ON</sub>	ON resistance		150 90 80 65	- 160 140 120		_ 200 175 150		_ 240 210 180	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	v <sub>cc</sub>	V <sub>IH</sub> or V <sub>IL</sub>	
ΔR <sub>ON</sub>	maximum ∆ON resistance between any two channels		9 8 6						$\Omega$ $\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IH</sub> or V <sub>IL</sub>	

#### Notes to DC characteristics

2. For test circuit measuring RON see Fig. 8.

<sup>1.</sup> At supply voltages ( $V_{CC} - V_{EE}$ ) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

## 74HC/HCT4052

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0)

				1	amb (	°C)	···				TEST	COND	ITIONS
SYMBOL	PARAMETER		74НСТ							V	V	ν.	OTHER
STINIBUL		+25			-40 to +85		-40 to +125		UNIT	VCC	VEE	Vi	OTHER
		min.	typ.	max.	min.	max.	min.	max.					
v <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
V <sub>IL</sub>	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
±IĮ	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μА	10.0	0	VIH or VIL	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch OFF-state current all channels			0.2		2.0		2.0	μА	10.0	0	VIH or VIL	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch ON-state current			0.2		2.0		2.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)
<sup>1</sup> cc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1V	athor innuts

#### Note to HCT types

1. The value of additional quiescent supply current  $(\Delta I_{CC})$  for a unit load of 1 is given here. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
S <sub>n</sub>	0.45 0.45

## 74HC/HCT4052

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

				Т	amb (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74HC	т			UNIT	V	V	OTUED	
STINIBUL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNII	V <sub>CC</sub>		OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		5 4	12 8		15 10		18 12	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
t <sub>PZH</sub> /	turn "ON" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>		41 28	70 48		88 60		105 72	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Figs 19, 20 and 21)	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>		26 21	50 38		63 48		75 57	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 k $\Omega$ ; C <sub>L</sub> = 50 pF (see Figs 19, 20 and 21)	







Fig. 9 Typical  $R_{ON}$  as a function of input voltage  $V_{is}$  for  $V_{is}$  = 0 to  $V_{CC}$  –  $V_{EE}.$ 



## 74HC/HCT4052

#### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

Recommended conditions and typical values

GND = 0 V;  $T_{amb}$  = 25 °C

SYMBOL	PARAMETER	typ.	UNIT	V <sub>CC</sub>	V <sub>EE</sub> V	V <sub>is(p-p)</sub> V	CONDITIONS
	sine-wave distortion f = 1 kHz	0.04 0.02	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ ; f = 1 MHz (see Figs 12 and 15)
	crosstalk between any two switches/ multiplexers	-60 -60	dB dB	2.25 4.5	-2.25 -4.5	note 1	R <sub>L</sub> = 600 Ω; C <sub>L</sub> = 50 pF; f = 1 MHz (see Fig. 16)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		R <sub>L</sub> = $600 \Omega$ ; C <sub>L</sub> = $50 pF$ ; f = $1 MHz$ (E or S <sub>D</sub> , square-wave between V <sub>CC</sub> and GND, t <sub>F</sub> = $t_f$ = $6 ns$ ) (see Fig. 17)
f <sub>max</sub>	minimum frequency response (-3dB)	170 180	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	R <sub>L</sub> = 50 $\Omega$ ; C <sub>L</sub> = 50 pF (see Figs 13 and 14)
CS	maximum switch capacitance independent common	5 12	pF pF				

#### Notes to AC characteristics

 $V_{is}$  is the input voltage at an  $nY_n$  or nZ terminal, whichever is assigned as an input.  $V_{oS}$  is the output voltage at an  $nY_n$  or nZ terminal, whichever is assigned as an output.

- 1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ).
- 2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega$ ).





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.

## 74HC/HCT4052



#### Note to Figs 12 and 13

Test conditions:

 $V_{CC}$  = 4.5 V; GND = 0 V;  $V_{EE}$  = -4.5 V;  $R_L$  = 50  $\Omega$ ;  $R_{source}$  = 1 k $\Omega$ .

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.





Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.






Fig. 16 Test circuits for measuring crosstalk between any two switches/multiplexers. (a) channel ON condition; (b) channel OFF condition.




Fig. 17 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 17

The crosstalk is defined as follows (oscilloscope output):

## 74HC/HCT4052

#### **AC WAVEFORMS**




Fig. 18 Waveforms showing the input (V  $_{is})$  to output (V  $_{os})$  propagation delays.




Fig. 19 Waveforms showing the turn-ON and turn-OFF times.

#### Note to Fig. 19

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT4052

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 20 Test circuit for measuring AC performance.




Fig. 21 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis
tPZH	VEE	V <sub>CC</sub>
tPZL	VCC	V <sub>EE</sub>
tPHZ	VEE	V <sub>CC</sub>
tPLZ	VCC	V <sub>EE</sub>
others	open	pulse

Definitions	4	E:	$\gamma \sim$	 21.

- C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).
- R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.
- $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint to  $t_r$ ,  $t_f$  with 50% duty factor.

	440.17.105		t <sub>r</sub> ; t <sub>f</sub>	
FAMILY	AMPLITUDE	VM	f <sub>max</sub> ; PULSE WIDTH	OTHER
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns < 2 ns	6 ns

# **Signetics**

# 74HC/HCT4053 Triple 2-Channel Analog Multiplexer/Demultiplexer

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Low "ON" resistance: 80  $\Omega$  (typ.) at V<sub>CC</sub> V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at V<sub>CC</sub> V<sub>EE</sub> = 6.0 V 60  $\Omega$  (typ.) at V<sub>CC</sub> V<sub>EE</sub> = 9.0 V
- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4053 are high-speed Si-gate CMOS devices and are pin compatible with the "4053" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4053 are triple 2-channel analog multiplexers/demultiplexers with a common enable input ( $\overline{E}$ ). Each multiplexer/demultiplexer has two independent inputs/outputs (nY $_0$  and nY $_1$ ), a common input/output (nZ) and three digital select inputs (S $_0$  to S $_2$ ).

With  $\overline{E}$  LOW, one of the two switches is selected (low impedance ON-state) by  $S_0$  to  $S_2$ . With  $\overline{E}$  HIGH, all switches are in the high impedance OFF-state, independent of  $S_0$  to  $S_2$ .

 $V_{CC}$  and GND are the supply voltage pins for the digital control inputs (S $_0$  to S $_2$ , and E). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (nY $_0$  and nY $_1$ , and nZ) can swing between  $V_{CC}$  as a positive limit and VEE as a negative limit.  $V_{CC}-V_{EE}$  may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, V<sub>EE</sub> is connected to GND (typically ground).

SYMBOL	PARAMETER	CONDITIONS	TYPICAL  HC HCT  17 23 21 21  18 20 17 19  3.5 3.5  36 36	UNIT	
STWIBOL	FARAMETER	CONDITIONS	нс	нст	UNII
t <sub>PZH</sub> /	turn "ON" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>	CL = 15 pF		1	ns ns
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E to V <sub>os</sub> S <sub>n</sub> to V <sub>os</sub>	$R_{L} = 1 k\Omega$ $V_{CC} = 5 V$			ns ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	36	36	ρF
CS	max, switch capacitance independent common		5 8	5 8	pF pF

 $V_{EE} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:


 $\begin{array}{lll} f_1 = \text{input frequency in MHz} & C_L = \text{output load capacitance in pF} \\ f_0 = \text{output frequency in MHz} & C_S = \text{max. switch capacitance in pF} \\ \Sigma \left\langle \left( C_L + C_S \right) \times V_{CC}^2 \times f_0 \right\rangle = \text{sum of outputs} & V_{CC} = \text{supply voltage in V} \end{array}$ 


2. For HC the condition is  $V_I$  = GND to  $V_{CC}$  For HCT the condition is  $V_I$  = GND to  $V_{CC}$  - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4053N: 16-pin plastic DIP; NJ1 package 74HC / HCT4053D: 16-pin SO-16; DJ1 package

## 74HC/HCT4053








## 74HC/HCT4053

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 1	2Y <sub>0</sub> , 2Y <sub>1</sub>	independent inputs/outputs
5, 3	3Y <sub>0</sub> , 3Y <sub>1</sub>	independent inputs/outputs
6	Ē	enable input (active LOW)
7	VEE	negative supply voltage
8	GND	ground (0 V)
11, 10, 9	S <sub>0</sub> to S <sub>2</sub>	select inputs
12, 13	1Y <sub>0</sub> , 1Y <sub>1</sub>	independent inputs/outputs
14, 15, 4	1Z to 3Z	common inputs/outputs
16	Vcc	positive supply voltage

#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating




#### **FUNCTION TABLE**

INP	UTS	CHANNEL
Ē	Sn	ON
L L	L H	nY <sub>0</sub> — nZ nY <sub>1</sub> — nZ
н	x	none

H = HIGH voltage level

L = LOW voltage level

X = don't care



74HC/HCT4053

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to V<sub>EE</sub> = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+11.0	V	
±IIK	DC digital input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±ISK	DC switch diode current		20	mA	for $V_S$ < -0.5 V or $V_S$ > $V_{CC}$ + 0.5 V
±IS	DC switch current		25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±1EE	DC V <sub>EE</sub> current		20	mA	
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminals nZ, when switch current flows in terminals nY<sub>n</sub>, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no  $V_{CC}$  current will flow out of terminals nY<sub>n</sub>. In this case there is no limit for the voltage drop across the switch, but the voltages at nY<sub>n</sub> and nZ may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### **RECOMMENDED OPERATING CONDITIONS**

0.44001	DADAMETED		74HC			74HC1	•	UNIT	CONDITIONS
SYMBOL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNII	CONDITIONS
Vcc	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7
Vcc	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
٧ı	DC input voltage range	GND		vcc	GND		v <sub>cc</sub>	V	
٧ <sub>S</sub>	DC switch voltage range	VEE		vcc	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

## 74HC/HCT4053




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4053.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4053.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

SVMROL				•	T <sub>amb</sub> (	°C)		TEST CONDITIONS						
SYMBOL	PARAMETER			7	4HC/F	ICT	UNIT	Vaa	V	lo.	Vis	٧ı		
STINDOL	PARAMETER	+25			-40	to +85	-40 to +125		Civi	v <sub>cc</sub>	VEE	Iς μA	Vis	٧١
		min.	typ.	max.	min.	max.	min.	max.						
R <sub>ON</sub>	ON resistance (peak)		_ 100 90 70	- 180 160 130		- 225 200 165		- 270 240 195	$\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	or
R <sub>ON</sub>	ON resistance		150 80 70 60	- 140 120 105		- 175 150 130		- 210 180 160	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 90 80 65	_ 160 140 120		- 200 175 150		- 240 210 180	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	vcc	V <sub>IH</sub> or V <sub>IL</sub>
ΔR <sub>ON</sub>	maximum ∆ON resistance between any two channels		9 8 6						$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IH</sub> or V <sub>IL</sub>

#### Notes to DC characteristics

At supply voltages (V<sub>CC</sub> - V<sub>EE</sub>) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

<sup>2.</sup> For test circuit measuring RON see Fig. 8.

## 74HC/HCT4053

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				7	Γ <sub>amb</sub> (	°C)					TEST	COND	ITIONS
SYMBOL	PARAMETER				74HC	;		UNIT		v	V	OTHER	
STIVIBUL	PARAMETER	+25			-40 to +85 -40			-40 to +125		V <sub>CC</sub>	V <sub>EE</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.			-		
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0			
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	V	2.0 4.5 6.0 9.0			
±IĮ	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	
±1S	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±1S	analog switch OFF-state current all channels			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±IS	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)
Icc	quiescent supply current			8.0 16.0	-	80.0 160.0		160.0 320.0		6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>

## 74HC/HCT4053

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					Т <sub>ать</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74H0	2	UNIT	V	,	OTHER			
STWIBOL	FANAMETER	+25			-40 1	-40 to +85 -40		-40 to +125		V <sub>CC</sub>	V <sub>EE</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay V <sub>is</sub> to V <sub>os</sub>		15 5 4 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup>	turn "ON" time Ē to V <sub>OS</sub>		60 20 16 15	220 44 37 31		275 55 47 39		330 66 56 47	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZI.	turn "ON" time S <sub>n</sub> to V <sub>os</sub>		75 25 20 15	220 44 37 31		275 55 47 39		330 66 56 47	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E to V <sub>OS</sub>		63 21 17 15	210 42 36 29		265 53 45 36		315 63 54 44	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>		60 20 16 15	210 42 36 29		265 53 45 36		315 63 54 44	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Figs 19, 20 and 21)	

74HC/HCT4053

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

					Г <sub>ать</sub> (	°C)				TEST CONDITIONS				
					74HC	т			.,	.,	OTHER			
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	VCC	VEE	٧١	OTHER .	
		min.	typ.	max.	min.	max.	min.	max.						
v <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5				
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5				
±ļį	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND		
±1 <sub>S</sub>	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)	
±IS	analog switch OFF-state current all channels			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)	
±IS	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)	
Icc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>	
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1 V	other inputs at V <sub>CC</sub> or GND	

#### Note to HCT types

1. The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given here. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT					
S <sub>n</sub>	0.50					
E	0.50					


## 74HC/HCT4053


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


SYMBOL	PARAMETER		T <sub>amb</sub> (°C)								TEST CONDITIONS		
			74HCT							,,	,,	OTHER	
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	V <sub>EE</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		5 <b>4</b>	12 8		15 10		18 12	ns	4.5 4.5	0 -4.5	$R_L = \infty$ ; $C_L = 50 pF$ (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time Ē to V <sub>os</sub>		27 16	48 34		60 43		72 51	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time S <sub>n</sub> to V <sub>os</sub>		25 16	48 34		60 43		72 51	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time Ē to V <sub>OS</sub>		24 15	44 31		55 39		66 47	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>		22 15	44 31		55 39		66 47	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	

## 74HC/HCT4053









## 74HC/HCT4053

#### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

Recommended conditions and typical values

 $GND = 0 V; T_{amb} = 25 °C$ 

SYMBOL	PARAMETER	typ.	UNIT	V <sub>CC</sub>	V <sub>EE</sub>	V <sub>is(p-p)</sub> V	CONDITIONS
	sine-wave distortion f = 1 kHz	0.04 0.02	%	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	%	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_{L} = 10 \text{ k}\Omega$ ; $C_{L} = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ f = 1 MHz (see Figs 12 and 15)
	crosstalk between any two switches/ multiplexers	-60 -60	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_{L} = 600 \ \Omega; C_{L} = 50 \ pF;$ f = 1 MHz (see Fig. 16)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		$\begin{array}{l} R_L = 600~\Omega;~C_L = 50~pF;\\ f = 1~MHz~(\overline{E}~or~S_n,\\ square-wave~between~V_{CC}\\ and~GND,~t_r = t_f = 6~ns)\\ (see~Fig.~17) \end{array}$
f <sub>max</sub>	minimum frequency response (-3dB)	160 170	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	R <sub>L</sub> = $50 \Omega$ ; C <sub>L</sub> = $10 pF$ (see Figs 13 and 14)
CS	maximum switch capacitance independent common	5 8	pF pF				

#### Notes to AC characteristics

#### General note

 $V_{is}$  is the input voltage at an nY $_n$  or nZ terminal, whichever is assigned as an input.  $V_{OS}$  is the output voltage at an nY $_n$  or nZ terminal, whichever is assigned as an output.

#### Notes

- 1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ).
- 2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega$ ).





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.

## 74HC/HCT4053



#### Note to Figs 12 and 13

Test conditions :  $\begin{array}{l} \text{V}_{CC} = \text{4.5 V; GND} = \text{0 V; V}_{EE} = -\text{4.5 V;} \\ \text{R}_{L} = 50~\Omega; ~\text{R}_{source} = \text{1 k}\Omega. \end{array}$ 

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.





Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.






Fig. 16 Test circuits for measuring crosstalk between any two switches/multiplexers. (a) channel ON condition; (b) channel OFF condition.





Fig. 17 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 17

The crosstalk is defined as follows (oscilloscope output):



## 74HC/HCT4053

#### **AC WAVEFORMS**




Fig. 18 Waveforms showing the input ( $V_{is}$ ) to output ( $V_{os}$ ) propagation delays.




Fig. 19 Waveforms showing the turn-ON and turn-OFF times.

#### Note to Fig. 19

(1) HC : 
$$V_M$$
 = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## Triple 2-Channel Analog Multiplexer/Demultiplexer

### 74HC/HCT4053

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 20 Test circuit for measuring AC performance.

Fig. 21 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis			
tPZH	VEE	VCC			
tPZL	VCC	VEE			
tPHZ	VEE	VCC			
tPLZ	VCC	VEE			
others	open	pulse			

F 4 1411 1/	****		t <sub>r</sub> ; t <sub>f</sub>		
FAMILY	AMPLITUDE	VM	f <sub>max</sub> ; PULSE WIDTH	OTHER	
74HC 74HCT	V <sub>CC</sub>	50% 1.3 V	< 2 ns	6 ns 6 ns	

#### Definitions for Figs 20 and 21:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# **Signetics**

# 74HC/HCT4059 Programmable Divide-by-N Counter

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4059 are high-speed Si-gate CMOS devices and are pin compatible with the "4059" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4059 are divide-by-n counters which can be programmed to divide an input frequency by any number (n) from 3 to 15 999. The output signal is a one clock-cycle wide pulse and occurs at a rate equal to the input frequency divided by n. The down counter is preset by means of 16 jam inputs (J<sub>1</sub> to J<sub>16</sub>). The three mode selection inputs (S<sub>1</sub> to S<sub>3</sub>) determine the modulus ("divide-by number) of the first and last counting sections in accordance with the function table. Every time the first (fastest) counting section goes through one cycle, it reduces by 1, the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section (which consists of flip-flops that are not needed for operating the first counting section).

For example, in divide-by-2 mode, only one flip-flop is needed in the first counting section. Therefore the last (5th) counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands.

This counting mode is selected when  $S_1$ ,  $S_2$  and  $S_3$  are set HIGH. In this case input  $J_1$  is used to preset the first counting section and  $J_2$  to  $J_4$  are used to preset the last (5th) counting section.

(continued on next page)

SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	TYF	ICAL	UNIT
STWIBUL	PARAMETER	CONDITIONS	нс	нст	ONT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q	C <sub>L</sub> = 15 pF	17	19	ns
f <sub>max</sub>	maximum clock frequency	ACC - 2 A	40	40	MHz
Cl	input capacitance		3.5	3.5	pF


 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4059N: 24-pin plastic DIP; NN3 package 74HC / HCT4059D: 24-pin SOL-24; DN2 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	СР	clock input (LOW-to-HIGH, edge-triggered)
2	LE	latch enable (active HIGH)
3, 4, 5, 6, 22, 21, 20, 19, 18, 17, 16, 15, 10, 9, 8, 7	J <sub>1</sub> to J <sub>16</sub>	programmable jam inputs (BCD)
12	GND	ground (0 V)
14, 13, 11	S <sub>1</sub> to S <sub>3</sub>	mode select inputs
23	α	divide-by-n output
24	Vcc	positive supply voltage



## Programmable Divide-by-N Counter

#### 74HC/HCT4059

#### **GENERAL DESCRIPTION (Cont'd)**

If divide-by 10 mode is desired for the first section, S<sub>1</sub> is set HIGH, S<sub>2</sub> HIGH and S<sub>3</sub> LOW. The jam inputs J<sub>1</sub> to J<sub>4</sub> are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (divide-by-

The intermediate counting section consists of three cascaded BCD decade (divide-by-10) counters, presettable by means of the jam inputs J<sub>5</sub> to J<sub>16</sub>.

When clock pulses are applied to the clock

input (CP) after a number "n" has been preset into the counter, the counter counts down until the DETECTION circuit detects the zero state. At this time the PRESET ENABLE circuit is enabled to preset again the number "n" into the counter and to produce an output pulse.

The preset of the counter to a desired divide-by-n is achieved as follows:

- $n = (MODE*) (1000 \times decade 5 preset +$ 
  - + 100 x decade 4 preset +
  - + 10 x decade 3 preset +
  - + 1 x decade 2 preset) +

(10, 8, 5, 4 or 2).

+ decade 1 preset

\* MODE = first counting section divider

To calculate preset values for any "n" count, divide the "n" count by the selected mode. The resultant is the corresponding preset value of the 5th to the 2nd decade with the remainder being equal to the 1ste decade value; preset value = n/mode.

If n=8479, and the selected mode = 5, the preset value = 8479/5=1695 with a remainder of 4, thus the jam inputs must be set as shown in Table 1.

The mode select inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25 and 50 parts. These inputs set the maximum value of "n" at 9999 (when the first counting section divides by 5 or 10) or at 15 999 (when the first counting section divides by 8, 4 or 2).

The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9. In this case the first cycle of a counter consists of 15 count pulses, the next cycles consisting of 10 counting pulses. Thus the place value of the three decades are still 1, 10 and 100. For example, in the divide-by-8 mode, the number from which the

intermediate counting section begins to count-down can be preset to:

3rd decade: 1500 2nd decade: 150 1st decade: 15 1665

The last counting section can be preset to a maximum of 1, with a place value of 1000. The total of these numbers (2665) times 8 equals 21 320. The first counting section can be preset to a maximum of 7. Therefore, 21 327 is the maximum possible count in the divide-by-8 mode. The highest count of the various modes is shown in the function table, in the column entitled "extended counter range". Control inputs S<sub>2</sub> and S<sub>3</sub> can be used to initiate and lock the counter in the "master preset" mode. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that mode as long as S2 and S3 both remain LOW. The counter begins to run down from the preset state when a counting mode other than the "master preset" mode is selected. Whenever the "master preset" mode is used, control signals  $S_2 = S_3 = LOW$  must be applied for at least 3 full clock pulses. After the master preset mode inputs have been changed to one of the counting modes. the next positive-going clock transition changes an internal flip-flop so that the count-down can begin at the second positive-going clock transition. Thus, after a "master preset" mode, there is always one extra count before the output goes HIGH. Figure 2 illustrates the operation of the counter in the divide-by-8 mode starting from the preset state 3.

If the "master preset" mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the "master preset" mode is not used the counter is preset in accordance with the jam inputs when the output pulse appears. A HIGH level at the latch enable input (LE) will cause the counter output to remain in the HIGH state until the LE input returns to LOW. If the LE input is LOW, the output pulse will remain HIGH for only one cycle of the clock input signal.

When  $S_1$  = LOW,  $S_2$  = HIGH,  $S_3$  = LOW and LE = LOW, the counter operates in the "preset inhibit" mode, with which the dividend of the counter is fixed to 10 000, independent of the state of the jam inputs.

When in the same state of mode select inputs LE = HIGH, the counter operates in the normal divide-by-10 mode, however, without the latch operation at the output.




Table 1

	4		1		5					9		6			
J <sub>1</sub>	J <sub>2</sub>	J <sub>3</sub>	J <sub>4</sub>	J <sub>5</sub>	J <sub>6</sub>	J <sub>7</sub>	J8	Jg	J <sub>10</sub>	J <sub>11</sub>	J <sub>12</sub>	J <sub>13</sub>	J <sub>14</sub>	J <sub>15</sub>	J <sub>16</sub>
L	L	Н	Н	Н	L	н	L	Н	L	L	Н	. L	Н	Н	L

## Programmable Divide-by-N Counter

## 74HC/HCT4059

#### **FUNCTION TABLE**

LATCH ENABLE INPUT	S	MODE ELEC NPUT	Т	FIRST COUNTING SECTION LAS				OUNTING S	ECTION	COUNTER RANGE		
LE	S <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	MODE DIVIDES BY	MAX. PRESET STATE	JAM INPUTS USED	MODE DIVIDES BY	MAX. PRESET STATE	JAM INPUTS USED	DESIGN MAX.	EXTENDED MAX.	
х	Ŧ	Н	н	2	1	J <sub>1</sub>	8	7	J <sub>2</sub> J <sub>3</sub> J <sub>4</sub>	15 999	17 331	
x	L	Н	н	4	3	J <sub>1</sub> J <sub>2</sub>	4	3	J3J4	15 999	18 663	
X	Н	L	Н	5	4	J <sub>1</sub> J <sub>2</sub> J <sub>3</sub>	2	1	J4	9 999	13 329	
×	L	L	Н	8	7	J <sub>1</sub> J <sub>2</sub> J <sub>3</sub>	2	1	J4	15 999	21 327	
×	Н	Н	L	10	9	J <sub>1</sub> J <sub>2</sub> J <sub>3</sub> J <sub>4</sub>	1	0	_	9 999	16 659	
Н	L	Н	L	10	9	J <sub>1</sub> J <sub>2</sub> J <sub>3</sub> J <sub>4</sub>	1	0	-	9 999	16 659	
L	L	н	L	pr	eset inhibite	d	pr	eset inhibite	fixed 10 000	_		
×	Х	L	L	n	naster preset		n	naster preset	_	_		

H = HIGH voltage level L = LOW voltage level X = don't care

## Signetics

# 74HC/HCT4060 14-Stage Binary Ripple Counter with Oscillator

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- All active components on chip
- RC or crystal oscillator configuration
- Output capability: standard (except for R<sub>TC</sub> and C<sub>TC</sub>)
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4060 are high-speed Si-gate CMOS devices and are pin compatible with "4060" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4060 are 14-stage ripple-carry counter/dividers and oscillators with three oscillator terminals (RS, RTC and CTC), ten buffered outputs (Q $_3$  to Q $_9$  and Q $_{11}$  to Q $_{13}$ ) and an overriding asynchronous master reset (MR).

The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. In this case keep the other oscillator pins ( $R_{TC}$  and  $C_{TC}$ ) floating.

The counter advances on the negative-going transition of RS. A HIGH level on MR resets the counter (Q $_3$  to Q $_3$  and Q $_{11}$  to Q $_{13}$  = LOW), independent of other input conditions.

In the HCT version, the MR input is TTL compatible, but the RS input has CMOS input switching levels and can be driven by a TTL output by using a pull-up resistor to  $V_{CC}$ .

CVMDOL	DADAMETED	CONDITIONS	TYP	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	CIVIT
tpHL/ tPLH tPHL	propagation delay RS to Q <sub>3</sub> Q <sub>n</sub> to Q <sub>n+1</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	31 6 17	31 6 18	ns ns ns
f <sub>max</sub>	maximum clock frequency		87	87	MHz
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1, 2 and 3	40	40	pF

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}C$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> + 
$$\Sigma$$
 (CL x VCC<sup>2</sup> x f<sub>0</sub>) where:

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

- 2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
  For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> 1.5 V
- 3. For formula on dynamic power dissipation see next page.

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4060N: 16-pin plastic DIP; NJ1 package 74HC / HCT4060D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	Q <sub>11</sub> to Q <sub>13</sub>	counter outputs
7, 5, 4, 6, 14, 13, 15	Ω <sub>3</sub> to Ω <sub>9</sub>	counter outputs
8	GND	ground (0 V)
9	C <sub>TC</sub>	external capacitor connection
10	R <sub>TC</sub>	external resistor connection
11	RS	clock input/oscillator pin
12	MR	master reset
16	Vcc	positive supply voltage


## 7

## 14-Stage Binary Ripple Counter with Oscillator

## 74HC/HCT4060







## 74HC/HCT4060

#### **DYNAMIC POWER DISSIPATION FOR 74HC**

PARAMETER	v <sub>cc</sub>	TYPICAL FORMULA FOR P <sub>D</sub> (μW) (note 1)
total dynamic power dissipation when using the on-chip oscillator (P <sub>D</sub> )	2.0 4.5 6.0	$\begin{array}{c} {\sf C_{PD}} \times f_{\sf OSC} \times {\sf V_{CC}}^2 + \Sigma  ({\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf o}) + 2{\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf OSC} + & 60 \times {\sf V_{CC}} \\ {\sf C_{PD}} \times f_{\sf OSC} \times {\sf V_{CC}}^2 + \Sigma  ({\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf o}) + 2{\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf OSC} + & 1750 \times {\sf V_{CC}} \\ {\sf C_{PD}} \times f_{\sf OSC} \times {\sf V_{CC}}^2 + \Sigma  ({\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf o}) + 2{\sf C_L} \times {\sf V_{CC}}^2 \times f_{\sf OSC} + & 3800 \times {\sf V_{CC}} \end{array}$

 $GND = 0 V; T_{amb} = 25 °C$ 

#### DYNAMIC POWER DISSIPATION FOR 74HCT


PARAMETER	V <sub>CC</sub>	TYPICAL FORMULA FOR P <sub>D</sub> (μW) (note 1)
total dynamic power dissipation when using the on-chip oscillator (P <sub>D</sub> )	4.5	$C_{PD} \times f_{osc} \times V_{CC}^2 + \Sigma (C_L \times V_{CC}^2 \times f_o) + 2C_t \times V_{CC}^2 \times f_{osc} + 1750 \times V_{CC}$

 $GND = 0 V; T_{amb} = 25 °C$ 

#### Notes


1. Where:  $f_0$  = output frequency in MHz  $f_{OSC}$  = oscillator frequency in MHz  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs

 $\begin{array}{ll} \textbf{C}_L &= \text{output load capacitance in pF} \\ \textbf{C}_t &= \text{timing capacitance in pF} \\ \textbf{V}_{CC} = \text{supply voltage in V} \end{array}$ 



#### **APPLICATIONS**

- Control counters
- Timers
- Frequency dividers
- Time-delay circuits



## 74HC/HCT4060

#### DC CHARACTERISTICS FOR 74HC

Output capability: standard (except for  $R_{\mbox{\scriptsize TC}}$  and  $C_{\mbox{\scriptsize TC}})$   $I_{\mbox{\scriptsize CC}}$  category: MSI

Voltages are referenced to GND (ground = 0 V)

				•	T <sub>amb</sub> (	°C)			]	TEST CONDITIONS			
SYMBOL	PARAMETER				74HC	;			UNIT	vcc	V <sub>I</sub>	OTHER	
STIVIBUL	PARAMETER	+25			-40 t	o +85	-40 te	o +125		V	-1		
		min.	typ.	max.	min.	max.	min.	max.					
v <sub>IH</sub>	HIGH level input voltage MR input	1.5 3.15 4.2	1.3 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0			
VIL	LOW level input voltage MR input		0.7 1.8 2.3	0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	V	2.0 4.5 6.0			
V <sub>IH</sub>	HIGH level input voltage RS input	1.7 3.6 4.8			1.7 3.6 4.8		1.7 3.6 4.8		V	2.0 4.5 6.0			
VIL	LOW level input voltage RS input			0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	v	2.0 4.5 6.0			
HIGH lovel output veltage		3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	RS=GND and MR=GND	-I <sub>O</sub> = 2.6 mA -I <sub>O</sub> = 3.3 mA	
	HIGH level output voltage	3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	-I <sub>O</sub> = 0.65 mA -I <sub>O</sub> = 0.85 mA	
VOH	R <sub>TC</sub> output	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	RS=GND and MR=GND	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$	
		1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$	
Vон	HIGH level output voltage C <sub>TC</sub> output	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	RS=V <sub>IH</sub> and MR=V <sub>IL</sub>	-I <sub>O</sub> = 3.2 mA -I <sub>O</sub> = 4.2 mA	
V <sub>ОН</sub>	HIGH level output voltage except R <sub>TC</sub> output	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$-I_O = 20 \mu A$ $-I_O = 20 \mu A$ $-I_O = 20 \mu A$	
V <sub>OH</sub>	HIGH level output voltage except R <sub>TC</sub> and C <sub>TC</sub> outputs	3.98 5.48			3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA	
	LOW level output voltage			0.26 0.26		0.33 0.33		0.4 0.4		4.5 6.0	RS=V <sub>CC</sub> and MR=GND	I <sub>O</sub> = 2.6 mA I <sub>O</sub> = 3.3 mA	
V <sub>OL</sub>	R <sub>TC</sub> output		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	RS=V <sub>CC</sub> and MR=GND	$I_O = 20 \mu A$ $I_O = 20 \mu A$ $I_O = 20 \mu A$	
VOL	LOW level output voltage C <sub>TC</sub> output			0.26 0.26		0.33 0.33		0.4 0.4	V	4.5 6.0	RS=V <sub>IL</sub> and MR=V <sub>IH</sub>	I <sub>O</sub> = 3.2 mA I <sub>O</sub> = 4.2 mA	

(continued on next page)

## 74HC/HCT4060

#### DC CHARACTERISTICS FOR 74HC (continued)

Voltages are referenced to GND (ground = 0 V)

				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	D4 D444575D	74HC								V	٧.	OTHER	
	PARAMETER	+25			-40	-40 to +85		-40 to +125		V <sub>CC</sub>	VI	OTTIER	
		min.	typ.	max.	min.	max.	min.	max.					
v <sub>OL</sub>	LOW level output voltage except R <sub>TC</sub> output		0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	٧	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	$I_{O} = 20 \mu A$ $I_{O} = 20 \mu A$ $I_{O} = 20 \mu A$	
V <sub>OL</sub>	LOW level output voltage except RTC and CTC outputs			0.26 0.26		0.33 0.33		0.4 0.4	ν	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA	
±lį	input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND		
<sup>1</sup> cc	quiescent supply current			8.0		80.0		160.0	μΑ	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0	

## 74HC/HCT4060

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER		74HC						UNIT	vcc	WAVEFORMS	
STWBOL	FANAMETER	+25		-40 to +85		-40 to +125			V	WAVELOUING		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay RS to Ω <sub>3</sub>		99 36 29	30 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig. 11	
tPHL/ tPLH	propagation delay $\Omega_{n}$ to $\Omega_{n+1}$		22 8 6	80 16 14		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 13	
<sup>t</sup> PHL	propagation delay MR to Ω <sub>n</sub>		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 12	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 11	
t <sub>W</sub>	clock pulse width RS; HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 11	
tw	master reset pulse width MR; HIGH	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 12	
t <sub>rem</sub>	removal time MR to RS	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 12	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	26 80 95		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 11	

## 74HC/HCT4060

#### DC CHARACTERISTICS FOR 74HCT

Output capability: standard (except for  $R_{\mbox{\scriptsize TC}}$  and  $C_{\mbox{\scriptsize TC}})$   $I_{\mbox{\scriptsize CC}}$  category: MSI

Voltages are referenced to GND (ground = 0 V)

				•	T <sub>amb</sub> (	°C)					TEST CON	DITIONS
CVARDOL	DAGAMETED				74H	т				\ \/	.,	07.150
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	VI	OTHER	
		min.	typ.	max.	min.	max.	min.	max.			-	
V <sub>IH</sub>	HIGH level input voltage	2.0			2.0		2.0		v	4.5 to 5.5		note 2
V <sub>IL</sub>	LOW level input voltage			0.8		0.8		0.8	v	4.5 to 5.5		note 2
		3.98			3.84		3.7		v	4.5	RS=GND and MR=GND	-I <sub>O</sub> = 2.6 mA
Vон	HIGH level output voltage	3.98			3.84		3.7		v	4.5	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	-I <sub>O</sub> = 0.65 mA
VOH	OH R <sub>TC</sub> output	4.4	4.5		4.4		4.4		v	4.5	RS=GND and MR=GND	-l <sub>O</sub> = 20 μA
		4.4	4.5		4.4	,	4.4		v	4.5	RS=V <sub>CC</sub> and MR=V <sub>CC</sub>	-l <sub>O</sub> = 20 μA
V <sub>ОН</sub>	HIGH level output voltage C <sub>TC</sub> output	3.98			3.84		3.7		v	4.5	RS=V <sub>IH</sub> and MR=V <sub>IL</sub>	-I <sub>O</sub> = 3.2 mA
V <sub>OH</sub>	HIGH level output voltage except R <sub>TC</sub> output	4.4	4.5		4.4		4.4		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA
V <sub>ОН</sub>	HIGH level output voltage except R <sub>TC</sub> and C <sub>TC</sub> outputs	3.98			3.84		3.7		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA
	LOW level output voltage			0.26		0.33		0.4	v	4.5	RS=V <sub>CC</sub> and MR=GND	I <sub>O</sub> = 2.6 mA
VOL	R <sub>TC</sub> output		0	0.1		0.1		0.1	v	4.5	RS=V <sub>CC</sub> and MR=GND	Ι <sub>Ο</sub> = 20 μΑ
v <sub>OL</sub>	LOW level output voltage C <sub>TC</sub> output			0.26		0.33		0.4	v	4.5	RS=V <sub>IL</sub> and MR=V <sub>IH</sub>	I <sub>O</sub> = 3.2 mA
V <sub>OL</sub>	LOW level output voltage except R <sub>TC</sub> output		0	0.1		0.1		0.1	v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	ΙΟ = 20 μΑ
VOL	LOW level output voltage except R <sub>TC</sub> and C <sub>TC</sub> outputs			0.26		0.33		0.4	v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
±IĮ	input leakage current			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND	

(continued on next page)

## 74HC/HCT4060

#### DC CHARACTERISTICS FOR 74HCT (continued)

Voltages are referenced to GND (ground = 0 V)

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
SYMBOL	PARAMETER	74HCT										OTHER
STIMBOL	PANAMETER		+25		o +125	UNIT	V <sub>CC</sub>	V <sub>I</sub>	OTHER			
		min.	typ.	max.	min.	max.	min.	max.				
Icc	quiescent supply current			8.0		80.0		160.0	μΑ	5.5	V <sub>CC</sub> or GND	I <sub>O</sub> = 0
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at VCC or GND;

#### Notes to HCT types

1. The value of additional quiescent supply current ( $\Delta l_{CC}$ ) for a unit load of 1 is given here. To determine  $\Delta l_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

2. Only input MR (pin 12) has TTL input switching levels for the HCT versions.

input	unit load coefficient
MR	0.40

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

					T <sub>amb</sub> (	°C)					TEST CONDITIONS
			74HCT							.,	WANTEODAG
SYMBOL	PARAMETER	+25			-40 to +85 -40 to			o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay RS to Q <sub>3</sub>		33	66		83		99	ns	4.5	Fig. 11
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay Q <sub>n</sub> to Q <sub>n+1</sub>		8	16		20		24	ns	4.5	Fig. 13
<sup>t</sup> PHL	propagation delay MR to Q <sub>n</sub>		21	44		55		66	ns	4.5	Fig. 12
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 11
t <sub>W</sub>	clock pulse width RS; HIGH or LOW	16	6		20		24		ns	4.5	Fig. 11
t₩	master reset pulse width MR; HIGH	16	7		20		24		ns	4.5	Fig. 12
t <sub>rem</sub>	removal time MR to RS	26	13		33		39		ns	4.5	Fig. 12
f <sub>max</sub>	maximum clock pulse frequency	30	80		24		20		MHz	4.5	Fig. 11

#### 74HC/HCT4060




Fig. 6 Test set-up for measuring forward transconductance  $g_S = di_O/dv_i$  at  $v_O$  is constant (see also graph Fig. 7); MR = LOW.






Fig. 7 Typical forward transconductance  $g_{fs}$  as a function of the supply voltage  $V_{CC}$  at  $T_{amb}$  = 25 °C.





#### TIMING COMPONENT LIMITATIONS

The oscillator frequency is mainly determined by  $R_tC_t$ , provided  $R2 \approx 2R_t$  and  $R2C2 \ll R_tC_t$ . The function of R2 is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy,  $C_t$  must be larger than the inherent stray capacitance.  $R_t$  must be larger than the "ON" resistance in series with it, which typically is  $280~\Omega$  at  $V_{CC} = 2.0~V$ ,  $130~\Omega$  at  $V_{CC} = 4.5~V$  and  $100~\Omega$  at  $V_{CC} = 6.0~V$ . The recommended values for these components to maintain agreement with the typical oscillation formula are:

Ct > 50 pF, up to any practical value,

 $10 \text{ k}\Omega < R_t < 1 \text{ M}\Omega$ .

## 74HC/HCT4060

#### TYPICAL CRYSTAL OSCILLATOR

In Fig. 10, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 k $\Omega$ .




Fig. 10 External components connection for a crystal oscillator.

#### **AC WAVEFORMS**




Fig. 11 Waveforms showing the clock (RS) to output  $(Q_3)$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 12 Waveforms showing the master reset (MR) pulse width, the master reset to output  $(Q_n)$  propagation delays and the master reset to clock (RS) removal time.




Fig. 13 Waveforms showing the output  $(Q_n)$  to  $Q_{n+1}$  propagation delays.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# **Signetics**

## 74HC/HCT4066 Quad Bilateral Switches

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Very low "ON" resistance: 50  $\Omega$  (typ.) at V<sub>CC</sub> = 4.5 V 45  $\Omega$  (typ.) at V<sub>CC</sub> = 6.0 V 35  $\Omega$  (typ.) at V<sub>CC</sub> = 9.0 V
- Output capability: non-standard
- I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4066 are high-speed Si-gate CMOS devices and are pin compatible with the "4066" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4066 have four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH enable input (nE). When nE is LOW the belonging analog switch is turned off.

The "4066" is pin compatible with the "4016" but exhibits a much lower "ON" resistance. In addition, the "ON" resistance is relatively constant over the full input signal range.

#### **FUNCTION TABLE**

INPUT nE	SWITCH
L	off
H	on

H = HIGH voltage level L = LOW voltage level

1Y 1 12 2 22 3 27 4 2E 5 3E 6 GND 7	4066	14 VCC 13 1E 12 4E 11 4Y 10 4Z 9 3Z 8 3Y
Fig. 1	Pin config	uration.

CVMDOL	DADAMETED	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	ONT	
t <sub>PZL</sub> / t <sub>PZH</sub> t <sub>PLZ</sub> / t <sub>PHZ</sub>	propagation delay turn-on time propagation delay turn-off time	$R_L = 1 k\Omega$ $C_L = 50 pF$ $V_{CC} = 5 V$	17 15	19 17	ns ns	
Cl	input capacitance		3.5	3.5	pF	


 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4066N: 14-pin plastic DIP; NH1 package 74HC / HCT4066D: 14-pin SO-14; DH1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 8, 11	1Y to 4Y	independent inputs/outputs
2, 3, 9, 10	1Z to 4Z	independent inputs/outputs
7	GND	ground (0 V)
13, 5, 6, 12	1E to 4E	enable inputs (active HIGH)
14	V <sub>CC</sub>	positive supply voltage



## **Signetics**

## 74HC/HCT4067 16-Channel Analog Multiplexer/Demultiplexer

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Low "ON" resistance:
   80 Ω (typ.) at V<sub>CC</sub> = 4.5 V
   70 Ω (typ.) at V<sub>CC</sub> = 6.0 V
   60 Ω (typ.) at V<sub>CC</sub> = 9.0 V
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT4067 are high-speed Si-gate CMOS devices and are pin compatible with the "4067" of the "40008" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4067 are 16-channel analog multiplexers/demultiplexers with four address inputs ( $S_0$  to  $S_3$ ), an active LOW enable input ( $\overline{E}$ ), sixteen independent inputs/outputs ( $Y_0$  to  $Y_{15}$ ) and a common input/output (Z).

The "4067" contains sixteen bidirectional analog switches, each with one side connected to an independent input/output ( $Y_0$  to  $Y_{15}$ ) and the other side connected to a common input/output (Z).

With  $\overline{E}$  LOW, one of the sixteen switches is selected (low impedance ON-state) by  $S_0$  to  $S_3$ . All unselected switches are in the high impedance OFF-state. With  $\overline{E}$  HIGH, all switches are in the high impedance OFF-state, independent of  $S_0$  to  $S_3$ .

The analog inputs/outputs ( $Y_0$  to  $Y_{15}$ , and Z) can swing between  $V_{CC}$  as a positive limit and GND as a negative limit.  $V_{CC}$  to GND may not exceed 10 V (HC).

#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

CVMDO	PARAMETER	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	O	
t <sub>PZL</sub> / t <sub>PZH</sub> t <sub>PLZ</sub> / t <sub>PHZ</sub>	propagation delay turn-on time propagation delay turn-off time	R <sub>L</sub> = 1 kΩ C <sub>L</sub> = 50 pF V <sub>CC</sub> = 5 V	27 25	29 27	ns ns	
C <sub>1</sub>	input capacitance		3.5	3.5	рF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4067N: 24-pin plastic DIP; NN3 package 74HC / HCT4067D: 24-pin SOL-24; DN2 package


#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	Z	common input/output
9, 8, 7, 6, 5, 4, 3, 2, 23, 22, 21, 20, 19, 18, 17, 16	Y <sub>0</sub> to Y <sub>15</sub>	independent inputs/outputs
10, 11, 14, 13	S <sub>0</sub> to S <sub>3</sub>	address inputs
12	GND	ground (0 V)
15	Ē	enable input (active LOW)
24	Vcc	positive supply voltage

## 16-Channel Analog Multiplexer/Demultiplexer

## 74HC/HCT4067





#### **FUNCTION TABLE**

		INPUTS			CHANNEL
Ē	<b>S</b> <sub>3</sub>	s <sub>2</sub>	S <sub>1</sub>	s <sub>o</sub>	ON
L L L		L L L		H H H	$Y_0 - Z$ $Y_1 - Z$ $Y_2 - Z$ $Y_3 - Z$
L L L	L L L	H H H	L L H	L H L H	Y <sub>4</sub> - Z Y <sub>5</sub> - Z Y <sub>6</sub> - Z Y <sub>7</sub> - Z
L L L	H H H	L L L	L H H	L H L H	Y <sub>8</sub> - Z Y <sub>9</sub> - Z Y <sub>10</sub> - Z Y <sub>11</sub> - Z
L L L	H H H	H H H	L L H	L H L H	Y <sub>12</sub> - Z Y <sub>13</sub> - Z Y <sub>14</sub> - Z Y <sub>15</sub> - Z
Н	×	x	×	×	none

H = HIGH voltage level

L = LOW voltage level

X = don't care

## **Signetics**

# 74HC/HCT4075 Triple 3-Input OR Gate

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4075 are high-speed Si-gate CMOS devices and are pin compatible with the "4075" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4075 provide the 3-input OR function.

average.	DADAMETED.	CONDITIONS	TYP	UNIT		
SYMBOL	PARAMETER	CONDITIONS	нс	нст	CIVIT	
tPHL/ tPLH	propagation delay nA, nB, nC to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	8	10	ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	28	32	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $f_0$  = output frequency in MHz  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_0$ ) = sum of outputs


2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4075N: 14-pin plastic DIP; NH1 package 74HC / HCT4075D: 14-pin SO-14; DH1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 1, 11	1A to 3A	data inputs
4, 2, 12	1B to 3B	data inputs
5, 8, 13	1C to 3C	data inputs
6, 9, 10	1Y to 3Y	data outputs
7	GND	ground (0 V)
14	Vcc	positive supply voltage









## Triple 3-Input OR Gate

## 74HC/HCT4075





#### Fig. 5 Logic diagram (one gate).

#### **FUNCTION TABLE**

	INPUTS	OUTPUT	
nA	nB	nC	nY
L H X	L X H X	L X X H	Г Н Н

H = HIGH voltage level

L = LOW voltage level

X = don't care

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER				T <sub>amb</sub> (	°C)		TEST CONDITIONS			
SYMBOL					74H0	;	UNIT	vcc	WAVEFORMS		
		+25		-40 to +85		-40 to +125		ONT	V	WAVELOUING	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /	propagation delay nA, nB, nC to nY		28 10 8	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13	,	95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6

## Triple 3-Input OR Gate

## 74HC/HCT4075

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: SSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


input	unit load coefficient
nA, nB, nC	1.60

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS		
				74H0	ст	UNIT	Vcc	WAVEFORMS				
		+25		-40 to +85		-40 to +125		ONT	VCC	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay nA, nB, nC to nY		12	24		30		36	ns	4.5	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6	

#### **AC WAVEFORMS**



#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

# 74HC/HCT4094 8-Stage Shift-and-Store **Bus Register**

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Ouput capability: standard

Icc catagory: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT4094 are high-speed Si-gate CMOS devices and are pin compatible with the "4094" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input (D) to the parallel buffered 3-state outputs (QP0 to QP7). The parallel outputs may be connected directly to common bus lines. Data is shifted on the positive-going clock (CP) transitions. The data in each shift register stage is transferred to the storage register when the strobe input (STR) is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) signal is HIGH.

Two serial outputs (QS<sub>1</sub> and QS<sub>2</sub>) are available for cascading a number of "4094" devices. Data is available at QS1 on the positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information is available at QS2 on the next negativegoing clock edge and is for cascading "4094" devices when the clock rise time is slow.

#### **APPLICATIONS**

- Serial-to-parallel data conversion
- Remote control holding register

SYMBOL	PARAMETER	CONDITIONS	TYI	UNIT		
STIMBOL	7,11,7,11,7,11,7		нс	нст		
tpHL/ tpLH	propagation delay CP to QS <sub>1</sub> CP to QS <sub>2</sub> CP to QP <sub>n</sub> STR to QP <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 13 20 18	19 18 21 19	ns ns ns ns	
f <sub>max</sub>	maximum clock frequency		95	86	MHz	
Cl	input capacitance		3.5	3.5	рF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	83	92	pF	

GND = 0 V; 
$$T_{amb}$$
 = 25 °C;  $t_r$  =  $t_f$  = 6 ns

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

$$f_0$$
 = output frequency in MHz  $V_{CC}$  = supply voltage in V

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs  
2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4094N: 16-pin plastic DIP; NJ1 package 74HC / HCT4094D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	STR	strobe input
2	D	serial input
3	СР	clock input
4, 5, 6, 7, 14, 13, 12, 11	QP <sub>0</sub> to QP <sub>7</sub>	parallel outputs
8	GND	ground (0 V)
9, 10	QS <sub>1</sub> , QS <sub>2</sub>	serial outputs
15	OE	output enable input
16	Vcc	positive supply voltage


## 7

## 8-Stage Shift-and-Store Bus Register


## 74HC/HCT4094








## 74HC/HCT4094





**FUNCTION TABLE** 

•			-						
		INP	UTS			LLEL PUTS	SERIAL OUTPUTS		
	СР	OE	STR	D	QP <sub>0</sub>	QΡ <sub>n</sub>	QS <sub>1</sub>	os <sub>2</sub>	
	† † † †	L H H H	X X H H	XXLHH	Z Z NC L H	Z Z NC QP <sub>n-1</sub> QP <sub>n-1</sub> NC	0'6 NC 0'6 0'6 NC	NC QP <sub>7</sub> NC NC NC QP <sub>7</sub>	

H = HIGH voltage level

L = LOW voltage level

X = don't care


Z = high impedance OFF-state

NC = no change

= LOW-to-HIGH CP transition

↓ = HIGH-to-LOW CP transition

 $\Omega'_6$  = the information in the seventh register stage is transferred to the 8th register stage and  $\Omega S_n$  output at the positive clock edge



## 74HC/HCT4094

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				1	r <sub>amb</sub> ('	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	:	UNIT	V	WAVEFORMS			
STINIBUL			+25			to +85	-40 t	o +125			UNII	V <sub>C</sub> C V
		m∙n.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay CP to QS <sub>1</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay CP to QS <sub>2</sub>		44 16 13	135 27 23		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 7	
t <sub>PHL</sub> /	propagation delay CP to QP <sub>n</sub>		63 23 18	195 39 33		245 49 42		295 59 50	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay STR to QP <sub>n</sub>		58 21 17	180 36 31		225 45 38		270 54 46	ns	2.0 4.5 6.0	Fig. 8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to QP <sub>n</sub>		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to QP <sub>n</sub>		41 15 12	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig. 9	
tw	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t₩	strobe pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time D to CP	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> h	hold time D to CP	3 3 3	-6 -2 -2		3 3 3		3 3 3		ns	2.0 4.5 6.0	Fig. 10	
f <sub>max</sub>	maximum clock pulse frequency	6 30 35	28 87 103		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 7	

## 74HC/HCT4094

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
OE, CP	1.50
D	0.40
STR	1.00

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Т	UNIT	vcc	WAVEFORMS			
STIVIBUL		4.5	+25		-40 to +85		-40 to +125		ONT	V	WAVEIONNO	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> РНL <sup>/</sup> <sup>t</sup> РLН	propagation delay CP to QS <sub>1</sub>		22	39		49		59	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay CP to QS <sub>2</sub>		21	36		45		54	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay CP to QP <sub>n</sub>		25	43		54		65	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay STR to QP <sub>n</sub>		22	39		49		59	ns	4.5	Fig. 8	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 7	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable time OE to QP <sub>n</sub>		20	35		44		53	ns	4.5	Fig. 9	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to QP <sub>n</sub>		20	35		44		53	ns	4.5	Fig. 9	
tw	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 7	
tW	strobe pulse width HIGH or LOW	16	7	1,	20	1	24		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time D to CP	10	4		13		15		ns	4.5	Fig. 10	
th	hold time D to CP	4	-1		4		4	·	ns	4.5	Fig. 10	
f <sub>max</sub>	maximum clock pulse frequency	30	80		24		20		MHz	4.5	Fig. 7	

## 74HC/HCT4094

#### **AC WAVEFORMS**







Fig. 7 Waveforms showing the clock (CP) to output ( $\mathrm{QP}_n$ ,  $\mathrm{QS}_1$ ,  $\mathrm{QS}_2$ ) propagation delays, the clock pulse width and the maximum clock frequency.







#### note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_1$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_1$  = GND to 3 V.

#### Note to Fig. 10

The shaded areas indicate when the input is permitted to change for predictable output performance.

## 74HC/HCT4316 **Quad Bilateral Switches**

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

Low "ON" resistance:

90  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 6.0 V 65  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 9.0 V

- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4316 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4316 have four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH select input (nS). When the enable input (E) is HIGH, all four analog switches are turned off

Current through a switch will not cause additional V<sub>CC</sub> current provided the voltage at the terminals of the switch is maintained within the supply voltage range;  $V_{CC} \gg (V_Y, V_Z) \gg V_{EE}$ . Inputs nY and nZ are electrically equivalent terminals.

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT
STIMBUL	PANAMETEN	CONDITIONS	нс	нст	ONII
<sup>t</sup> PZH	turn "ON" time E to V <sub>OS</sub> nS to V <sub>OS</sub>		19 16	19 17	ns ns
tPZL	turn "ON" time E to V <sub>OS</sub> nS to V <sub>OS</sub>	$\begin{bmatrix} C_L = 15 \text{ pF} \\ R_L = 1 \text{ k}\Omega \\ V_{CC} = 5 \text{ V} \end{bmatrix}$	19 16	24 21	ns ns
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E to V <sub>OS</sub> nS to V <sub>OS</sub>		20 16	21 19	ns ns
Cl	input capacitance		3.5	3.5	рF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	13	14	pF
CS	max, switch capacitance		5	5	pF

$$V_{EE} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:


C<sub>L</sub> = output load capacitance in pF f; = input frequency in MHz

CS = max. switch capacitance in pF = output frequency in MHz  $\Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_0\} = \text{sum of outputs} \quad V_{CC} = \text{supply voltage in V}$ 


2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4316N: 16-pin plastic DIP; NJ1 package 74HC / HCT4316D: 16-pin SO-16; DJ1 package



February 12, 1986





logic level translation.


## **Quad Bilateral Switches**

## 74HC/HCT4316

 $V_{CC}$  and GND are the supply voltage pins for the digital control inputs ( $\overline{E}$  and nS). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (nY and nZ) can swing between  $V_{CC}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{CC} - V_{EE}$  may not exceed 10.0 V. See the "4016" for the version without

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13 2, 3, 11, 12	1Z to 4Z 1Y to 4Y	independent inputs/outputs independent inputs/outputs
7	Ē	enable input (active LOW)
8	GND V <sub>FF</sub>	ground (0 V) negative supply voltage
15, 5, 6, 14	1S to 4S	select inputs (active HIGH)
16	Vcc	positive supply voltage




#### **FUNCTION TABLE**

INP	UTS	SWITCH					
Ē	nS	SWITCH					
L L	L H	off on					
н	x	off					

H = HIGH voltage level L = LOW voltage level X = don't care

#### APPLICATIONS

- Signal gating
- Modulation
- Demodulation
- Chopper



## 74HC/HCT4316

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to  $V_{EE} = GND$  (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
Vcc	DC supply voltage	-0.5	+11.0	٧	
±11K	DC digital input diode current		20	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
<sup>± I</sup> SK	DC switch diode current		20	mA	for $V_{S}$ < -0.5 V or $V_{S}$ > $V_{CC}$ + 0.5 V
±1s	DC switch current		25	mA	for -0.5 V < V <sub>S</sub> < V <sub>CC</sub> + 0.5 V
±1EE	DC V <sub>EE</sub> current		20	mA	
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current		50	mA _	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		74HC			74HC1	-	LINUT	CONDITIONS	
STIVIBUL	FARAWIETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS	
v <sub>cc</sub>	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7	
V <sub>CC</sub>	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7	
VI	DC input voltage range	GND		Vcc	GND		vcc	V		
V <sub>S</sub>	DC switch voltage range	VEE		Vcc	VEE		Vcc	V		
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC	
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS	
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V	

## 74HC/HCT4316




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4316.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4316.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}$  – GND or  $V_{CC}$  –  $V_{EE}$  = 2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}$  – GND = 4.5 and 5.5 V;  $V_{CC}$  –  $V_{EE}$  = 2.0, 4.5, 6.0 and 9.0 V

				-	Г <sub>ать</sub> (	°C)				TEST CONDITIONS					
OVANDO.		74НС/НСТ									.,		.,		
SYMBOL	PARAMETER	+25		-40 to +85		-40 to +125		UNIT	Vcc V	V <sub>EE</sub>	Iς μA	Vis	Vi		
		min.	typ.	max.	min.	max.	min.	max.	]						
R <sub>ON</sub>	ON resistance		- 160 120 85	- 320 240 170		- 400 300 215		480 360 255	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 - 4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IH</sub> or V <sub>IL</sub>	
R <sub>ON</sub>	ON resistance		160 80 70 60	- 160 140 120		- 200 175 150		- 240 210 180	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 - 4.5	100 1000 1000 1000	VEE	V <sub>IH</sub> or V <sub>IL</sub>	
R <sub>ON</sub>	ON resistance		170 90 80 65	- 180 160 135		- 225 200 170		- 270 240 205	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	v <sub>cc</sub>	V <sub>IH</sub> or V <sub>IL</sub>	
∆R <sub>ON</sub>	maximum ∆ON resistance between any two channels		- 16 9 6						$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 - 4.5		V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IH</sub> or V <sub>IL</sub>	

#### Notes to DC characteristics

- At supply voltages (V<sub>CC</sub> V<sub>EE</sub>) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
- 2. For test circuit measuring RON see Fig. 8.

## 74HC/HCT4316

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				7	Γ <sub>amb</sub> (	°C)					TEST	COND	TIONS
SYMBOL	PARAMETER				74HC	;			UNIT	V	V	٧.	OTHER
STIVIBUL	FARAMETER		+25		-40 t	o +85	–40 to	+125	ONT	VCC	VEE	١٧١	OTHER
		min.	typ.	max.	min.	max.	min.	max.					
ViH	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.3		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0			
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	٧	2.0 4.5 6.0 9.0			
±1 <sub>1</sub>	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±IS	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)
Icc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0		6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>

## 5

## **Quad Bilateral Switches**

## 74HC/HCT4316

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				-	r <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER		74HC							Vac	\	OTHER	
STIMBUL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	V <sub>EE</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
tphl/ tplh	propagation delay V <sub>is</sub> to V <sub>os</sub>		17 6 5 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
tPZH/ tPZL	turn "ON" time E to V <sub>os</sub>		61 22 18 19	205 41 35 37		255 51 43 47		310 62 53 56	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time nS to V <sub>OS</sub>		52 19 15 17	175 35 30 34		220 44 37 43		265 53 45 51	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E to V <sub>OS</sub>		63 23 18 21	220 44 37 39		275 55 47 49		330 66 56 59	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)	
<sup>t</sup> PHZ/ <sup>t</sup> PLZ	turn "OFF" time nS to V <sub>OS</sub>		52 19 15 18	175 35 30 36		220 44 37 45		265 53 45 54	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Figs 19, 20 and 21)	

## 74HC/HCT4316

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0)

				7	r <sub>amb</sub> (	°C)					TEST	COND	ITIONS
SYMBOL	PARAMETER				74HC	Т .			UNIT	V	V	ν.	OTHER
STIVIBUL	PARAMETER		+25		40	to +85	-40 t	o +125	UNIT	v <sub>cc</sub>	VEE	Vi	OTHER
		min.	typ.	max.	min.	max.	min.	max.					
· V <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
±lı	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch ON-state current			0.1		1.0		1.0	μА	10.0	0	VIH or VIL	V <sub>S</sub>  = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)
¹cc	quiescent supply current			8.0 16.0		80.0 160.0	7.	160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>
△Icc	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450	-	490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1V	other inputs at V <sub>CC</sub> or GND

#### Note to HCT types


The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given here.
 To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
S <sub>n</sub>	0.50
Ē	0.50


## 7


## **Quad Bilateral Switches**

## 74HC/HCT4316









## 74HC/HCT4316

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

			-	1	r <sub>amb</sub> (	°C)					TEST	CONDITIONS
CV/MPOI	PARAMETER		74НСТ							V	V	OTHER
SYMBOL			+25			-40 to +85 -40			UNIT	V <sub>CC</sub>	VEE	OTHER
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		6 4	12 8		15 10		18 12	ns	4.5 4.5	0 - 4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)
<sup>t</sup> PZH	turn "ON" time E to V <sub>os</sub>		22 21	44 42		55 53		66 63	ns	4.5 4.5	0 -4.5	
<sup>t</sup> PZL	turn "ON" time E to Vos		28 21	56 42		70 53		85 63	ns	4.5 4.5	0 -4.5	(see Figs 19, 20 and 21)
<sup>t</sup> PZH	turn "ON" time nS to V <sub>os</sub>		20 17	40 34		53 43		60 51	ns	4.5 4.5	0 - 4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF
<sup>t</sup> PZL	turn "ON" time nS to V <sub>OS</sub>		25 17	50 34		63 43		75 51	ns	4.5 4.5	0 - 4.5	(see Figs 19, 20
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E to V <sub>OS</sub>		25 23	50 46		53 58		75 69	ns	4.5 4.5	0 - 4.5	$R_L = 1 k\Omega$ ; $C_L = 50 pF$ (see Figs 19, 20 and 21)
t <sub>PHZ</sub> /	turn "OFF" time nS to V <sub>os</sub>		22 20	44 40		55 50		66 60	ns	4.5 4.5	0 - 4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Figs 19, 20 and 21)

## 74HC/HCT4316

### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

Recommended conditions and typical values

GND = 0 V;  $T_{amb}$  = 25 °C

SYMBOL	PARAMETER	typ.	UNIT	v <sub>cc</sub>	V <sub>EE</sub>	V <sub>is(p-p)</sub>	CONDITIONS
	sine-wave distortion f = 1 kHz	0.80 0.40	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L$ = 10 kΩ; $C_L$ = 50 pF (see Fig. 14)
	sine-wave distortion f = 10 kHz	2.40 1.20	% %	2.25 4.5	- 2.25 - 4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	- 2.25 - 4.5	note 1	R <sub>L</sub> = 600 Ω; C <sub>L</sub> = 50 pF (see Figs 12 and 15)
	crosstalk between any two switches	- 60 - 60	dB dB	2.25 4.5	-2.25 -4.5	note 1	R <sub>L</sub> = 600 Ω; C <sub>L</sub> = 50 pF; f = 1 MHz; (see Fig. 16)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		$R_L = 600 \ \Omega$ ; $C_L = 50 \ pF$ ; $f = 1 \ MHz$ ( $\overline{E}$ or nS, square-wave between $V_{CC}$ and GND, $t_r = t_f = 6 \ ns$ ) (see Fig. 17)
f <sub>max</sub>	minimum frequency response (-3 dB)	150 160	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	R <sub>L</sub> = 50 Ω; C <sub>L</sub> = 10 pF (see Figs 13 and 14)
CS	maximum switch capacitance	5	pF				





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.

## **Quad Bilateral Switches**

## 74HC/HCT4316



#### Note to Figs 12 and 13

Test conditions:

 $V_{CC}$  = 4.5 V; GND = 0 V;  $V_{EE}$  = -4.5 V;  $R_L$  = 50  $\Omega$ ;  $R_{source}$  = 1 k $\Omega$ .

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.





Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.






Fig. 16 Test circuit for measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition.





Fig. 17 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 17


The crosstalk is defined as follows (oscilloscope output):




## **Quad Bilateral Switches**

## 74HC/HCT4316

#### **AC WAVEFORMS**






(1) HC :  $V_M$  = 50%;  $V_J$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_J$  = GND to 3 V.

## **Quad Bilateral Switches**

## 74HC/HCT4316

#### **TEST CIRCUIT AND WAVEFORMS**






Fig. 20 Test circuit for measuring AC performance.

Fig. 21 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis
tPZH	VEE	VCC
tPZL	VCC	VEE
tPHZ	VEE	VCC
tPLZ	VCC	VEE
others	open	pulse

		.,	t <sub>r</sub> ; t <sub>f</sub>	
FAMILY	AMPLITUDE	V <sub>M</sub>	f <sub>max</sub> ; PULSE WIDTH	OTHER
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns	6 ns 6 ns

#### Definitions for Figs 20 and 21:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# Signetics

# 74HC/HCT4351 8-Channel Analog Multiplexer/Demultiplexer with Latch

Product Specification

#### **HCMOS Products**

#### **FEATURES**

- Wide analog input voltage range: ± 5 V
- Low "ON" resistance:

80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 6.0 V 60  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 9.0 V

- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Address latches provided
- Output capability: non-standard
- ICC category: MSI


#### GENERAL DESCRIPTION

The 74HC/HCT4351 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4351 are 8-channel analog multiplexers/demultiplexers with three select inputs (S<sub>0</sub> to S<sub>2</sub>), two enable inputs  $(\overline{E}_1 \text{ and } E_2)$ , a latch enable input  $(\overline{LE})$ , eight independent inputs/outputs (Yo to Y<sub>7</sub>) and a common input/output (Z).

With E1 LOW and E2 is HIGH, one of the eight switches is selected (low impedance ON-state) by So to S2. The data at the select inputs may be latched by using the active LOW latch enable input (LE). When LE is HIGH the latch is transparent. When either of the two enable inputs, E<sub>1</sub> (active LOW) and E<sub>2</sub> (active HIGH), is inactive, all 8 analog switches are turned off.

(continued on next page)



SYMBOL	PARAMETER	CONDITIONS	TYF	ICAL	
STWIBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PZH</sub> /	turn "ON" time E <sub>1</sub> , E <sub>2</sub> or S <sub>n</sub> to V <sub>OS</sub>	CL = 15 pF	27	35	ns
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E <sub>1</sub> , E <sub>2</sub> or S <sub>n</sub> to V <sub>os</sub>	$R_L = 1 k\Omega$ VCC = 5 V	21	23	ns
CI	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	28	29	pF
cs	max. switch capacitance independent common		5 25	5 25	pF pF

 $V_{EE} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

1. CpD is used to determine the dynamic power dissipation (PD in  $\mu$ W):


$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:


C<sub>L</sub> = output load capacitance in pF f: = input frequency in MHz  $\begin{array}{ll} f_O = \text{output frequency in MHz} & C_S^c = \text{max. switch capacit} \\ \Sigma \left\{ \left( C_L + C_S \right) \times V_{CC}^2 \times f_O \right\} = \text{sum of outputs} & V_{CC} = \text{supply voltage in V} \end{array}$ C<sub>S</sub> = max. switch capacitance in pF

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4351N: 20-pin plastic DIP; NL1 package 74HC / HCT4351D: 20-pin SOL-20; DL2 package





## 74HC/HCT4351

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
5	Z	common
3, 14	n.c.	not connected
7	E <sub>1</sub>	enable input (active LOW)
8	E <sub>2</sub>	enable input (active HIGH)
9	VEE	negative supply voltage
10	GND	ground (0 V)
11	LE	latch enable input (active LOW)
15, 13, 12	S <sub>0</sub> to S <sub>2</sub>	select inputs
17, 18, 19, 16, 1, 6, 2, 4	Y <sub>0</sub> to Y <sub>7</sub>	independent inputs/outputs
20	Vcc	positive supply voltage

#### **FUNCTION TABLE**

		CHANNEL				
Ē <sub>1</sub>	E <sub>2</sub>	LE	s <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	ON
H X	X L	×	X X	X X	X X	none none
L L L	Н Н Н	Н Н Н	L L L	L H H	L H L H	Y <sub>0</sub> Y <sub>1</sub> Y <sub>2</sub> Y <sub>3</sub>
L L L	н н н	н н н	H H H	L H H	L H L	Y4 Y5 Y6 Y7
L X	H X	L ↓	×	×	×	* **

\* Last selected channel "ON".

Selected channels latched.

#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

#### GENERAL DESCRIPTION (Cont'd.)

 $V_{CC}$  and GND are the supply voltage pins for the digital control inputs ( $S_0$  to  $S_2$ ,  $\overline{\text{LE}}, \overline{\text{E}}_1$  and  $\overline{\text{E}}_2$ ). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs ( $Y_0$  to  $Y_7$ , and Z) can swing between  $V_{CC}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{CC}-V_{EE}$  may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, V<sub>EE</sub> is connected to GND (typically ground).


H = HIGH voltage level


L = LOW voltage level

X = don't care

<sup>↓ =</sup> HIGH-to-LOW LE transition

## 74HC/HCT4351





74HC/HCT4351

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to VEE = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
Vcc	DC supply voltage	-0.5	+11.0	v	
±11K	DC digital input diode current		20	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±1SK	DC switch diode current		20	mA	for $V_S$ < -0.5 V or $V_S$ > $V_{CC}$ + 0.5 V
±IS	DC switch current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
±1EE	DC V <sub>EE</sub> current		20	mA	
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminal Z, when switch current flows in terminals  $Y_n$ , the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no  $V_{CC}$  current will flow out of terminals  $Y_n$ . In this case there is no limit for the voltage drop across the switch, but the voltages at  $Y_n$  and Z may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		74HC			74HC1		UNIT	CONDITIONS
STIVIBUL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
Vcc	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	٧	see Figs 6 and 7
v <sub>cc</sub>	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
Vį	DC input voltage range	GND		Vcc	GND		Vcc	V	
٧ <sub>S</sub>	DC switch voltage range	VEE		vcc	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

## 74HC/HCT4351




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4351.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4351.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

					T <sub>amb</sub> (	°C)					TEST	COND	ITION	S
SYMBOL	PARAMETER			7	4HC/F	ICT	UNIT	V			V.	V.		
	PARAMETER		+25		-40	to +85	-40 to	o +125	UNIT	V <sub>CC</sub>	VEE	lς μA	Vis	٧ı
		min.	typ.	max.	min.	max.	min.	max.						
R <sub>ON</sub>	ON resistance (peak)		- 100 90 70	- 180 160 130		- 225 200 165		- 270 240 195	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	or
R <sub>ON</sub>	ON resistance		150 80 70 60	_ 140 120 105		_ 175 150 130		_ 210 180 160	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 90 80 65	- 160 140 120		_ 200 175 150		_ 240 210 180	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	vcc	V <sub>IH</sub> or V <sub>IL</sub>
ΔR <sub>ON</sub>	maximum △ON resistance between any two channels		9 8 6						Ω Ω Ω	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	or

#### Notes to DC characteristics

2. For test circuit measuring RON see Fig. 8.

<sup>1.</sup> At supply voltages ( $V_{CC} - V_{EE}$ ) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

## 74HC/HCT4351

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				T	amb (	°C)			TEST CONDITIONS							
SYMBOL	PARAMETER				74H0	>	UNIT	vcc	V	Vı	OTHER					
STIMBUL	PARAMETER		+25		-40 ·	-40 to +85 -		-40 to +125		VCC	V <sub>EE</sub>	٧,	OTTLEN			
		min.	typ.	max.	min.	max.	min.	max.								
VIH	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		v	2.0 4.5 6.0 9.0						
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	v	2.0 4.5 6.0 9.0						
±II	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND				
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)			
±1S	analog switch OFF-state current all channels			0.4	-	4.0		4.0	μΑ	10.0	0	VIH. or VIL	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)			
±1S	analog switch ON-state current			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 11)			
<sup>I</sup> cc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>			

## 7

## 8-Channel Analog Multiplexer/Demultiplexer with Latch

## 74HC/HCT4351

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				-	r <sub>amb</sub> (	°C)					TEST C	ONDITIONS	
SYMBOL	PARAMETER				74H0	3			UNIT	\/	V	OTHER	
31 MBOL	Constitution	+25			-40 to +85 -40			-40 to +125		v <sub>cc</sub>	V <sub>EE</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		17 6 5 4	60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 17)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>1</sub> to V <sub>os</sub>		85 31 25 28	300 60 51 55		375 75 64 69		450 90 77 83	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>2</sub> to V <sub>os</sub>		85 31 25 25	300 60 51 55		375 75 64 69		450 90 77 83	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)	
t <sub>PZH</sub> / t <sub>PZL</sub>	turn ''ON'' time LE to V <sub>OS</sub>		91 33 26 27	300 60 51 55		375 75 64 69		450 90 77 83	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)	
tpZH/ tpZL	turn "ON" time S <sub>n</sub> to V <sub>os</sub>		88 32 26 25	300 60 51 50		375 75 64 63		450 90 77 75	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>1</sub> to V <sub>OS</sub>		69 25 20 20	250 50 43 40		315 63 54 50		375 75 64 60	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E <sub>2</sub> to V <sub>os</sub>		72 26 21 19	250 50 43 40		315 63 54 50		375 75 64 60	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time LE to V <sub>OS</sub>		83 30 24 26	275 55 47 45		345 69 59 56		415 83 71 68	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>		80 29 23 24	275 55 47 48		345 69 59 60		415 83 71 71	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 18)	
t <sub>su</sub>	set-up time S <sub>n</sub> to LE		17 6 5 9	60 12 10 18		75 15 13 23		90 18 15 27	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)	
t <sub>h</sub>	hold time S <sub>n</sub> to LE		-8 -3 -2 -4	5 5 5 5		5 5 5 5		5 5 5 5	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)	
tw	LE minimum pulse width HIGH		28 10 8 14	100 20 17 25		125 25 21 31		150 30 26 38	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)	

74HC/HCT4351

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0)

				7	amb (	°C)					TEST	COND	ITIONS
SYMBOL	PARAMETER				74HC	т	UNIT	v <sub>cc</sub>	VEE	Vı	OTHER		
STMBOL	FANAMETER	+25			-40 to +85		-40 to +125		CIVIT	V	V V	•	OTTIEN
		min.	typ.	max.	min.	max.	min.	max.					
V <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
V <sub>IL</sub>	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
±1 <sub>1</sub>	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch OFF-state current all channels			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch ON-state current			0.4		4.0		4.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 11)
<sup>1</sup> CC	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1V	other inputs at V <sub>CC</sub> or GND

#### Note to HCT types

The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given here.
 To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
E <sub>1</sub> , E <sub>2</sub>	0.50
S <sub>n</sub>	0.50
LE	1.5


## 74HC/HCT4351

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				1	Г <sub>ать</sub> (	°C)					TEST C	ONDITIONS
SYMBOL	PARAMETER				74HC	т			UNIT	vcc	VEE	OTHER
STRIBUL	FARAMETER		+25		-40 t	o +85	-40 to	+125	Civii	VCC	VEE	OTTL
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>		6 4	12 8		15 10		18 12	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 17)
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time E <sub>1</sub> to V <sub>os</sub>		40 31	75 60		94 75		113 90	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time E <sub>2</sub> to V <sub>os</sub>		35 26	70 50		88 63		105 75	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time LE to V <sub>OS</sub>		42 37	75 60		94 75		113 90	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time S <sub>n</sub> to V <sub>os</sub>		39 30	75 60		94 75		113 90	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 18)
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>1</sub> to V <sub>os</sub>		27 20	55 40		69 50		83 60	ns	4.5 4.5	0 - <b>4</b> .5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>2</sub> to V <sub>os</sub>		32 26	60 50		75 63		90 75	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 18)
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time LE to V <sub>OS</sub>		33 30	60 55		75 69		90 83	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega;$ $C_L = 50 \text{ pF}$ (see Fig. 18)
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time S <sub>n</sub> to V <sub>OS</sub>		33 29	65 55		81 69		98 83	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega;$ $C_L = 50 \text{ pF}$ (see Fig. 18)
t <sub>su</sub>	set-up time S <sub>n</sub> to LE		6 7	12 14		15 18		18 21	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 19)
t <sub>h</sub>	hold time S <sub>n</sub> to LE		-1 -2	5 5		5 5		5 5	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)
tw	LE minimum pulse width HIGH		13 13	25 25		31 31		38 38	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 19)

## 74HC/HCT4351








Fig. 9 Typical  $R_{\mbox{ON}}$  as a function of input voltage  $V_{is}$  for  $V_{is}$  = 0 to  $V_{\mbox{CC}}-V_{\mbox{EE}}.$ 





74HC/HCT4351

#### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

#### Recommended conditions and typical values

 $GND = 0 V; T_{amb} = 25 °C$ 

SYMBOL	PARAMETER	typ.	UNIT	v <sub>cc</sub> v	V <sub>EE</sub>	V <sub>is(p-p)</sub> V	CONDITIONS
	sine-wave distortion f = 1 kHz	0.04 0.02	%	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega; C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_{L} = 10 \text{ k}\Omega$ ; $C_{L} = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	50 50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_{L} = 600 \ \Omega; C_{L} = 50 \ pF$ (see Figs 12 and 15)
$V_{(p-p)}$	crosstalk voltage between control and any switch (peak-to-peak value)	120 220	mV mV	4.5 4.5	0 -4.5		R <sub>L</sub> = $600 \Omega$ ; C <sub>L</sub> = $50 \text{ pF}$ ; f = 1 MHz ( $\overline{E}_1$ , $\overline{E}_2$ or $S_n$ , square-wave between $V_{CC}$ and GND, $t_r$ = $t_f$ = $6 \text{ ns}$ ) (see Fig. 16)
f <sub>max</sub>	minimum frequency response (-3dB)	160 170	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	R <sub>L</sub> = 50 $\Omega$ ; C <sub>L</sub> = 10 pF (see Figs 13 and 14)
CS	maximum switch capacitance independent common	5 25	pF pF				

#### Notes to AC characteristics

#### General note

 $V_{is}$  is the input voltage at a  $Y_n$  or Z terminal, whichever is assigned as an input.  $V_{os}$  is the output voltage at a  $Y_n$  or Z terminal, whichever is assigned as an output.

- 1. Adjust input voltage V  $_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega).$  2. Adjust input voltage V  $_{is}$  to 0 dBm level at V  $_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega).$





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.


## 74HC/HCT4351



#### Note to Figs 12 and 13

Test conditions:  $\begin{array}{l} \text{V}_{CC} = 4.5 \text{ V; GND} = 0 \text{ V; V}_{EE} = -4.5 \text{ V;} \\ \text{R}_{L} = 50 \text{ }\Omega; \text{R}_{source} = 1 \text{ k}\Omega. \end{array}$ 

Fig. 13 Typical frequency response.








Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.





## 74HC/HCT4351

#### **AC WAVEFORMS**




Fig. 17 Waveforms showing the input ( $V_{is}$ ) to output ( $V_{os}$ ) propagation delays.




Fig. 18 Waveforms showing the turn-ON and turn-OFF times.

#### Note to Fig. 18

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.





Fig. 19 Waveforms showing the set-up and hold times from  $S_n$  inputs to  $\overline{LE}$  input, and minimum pulse width of  $\overline{LE}.$ 

#### Note to Fig. 19

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

## 74HC/HCT4351

#### **TEST CIRCUIT AND WAVEFORMS**



NEGATIVE 10% AMPLITUDE

NEGATIVE 10% AMPLITUDE

NEGATIVE 10% TTLH(t<sub>f</sub>) TTLH(t<sub>f</sub>) OV

AMPLITUDE

NEGATIVE 10% OV

TTHL(t<sub>f</sub>) TTHL(t<sub>f</sub>) OV

TTHL(t<sub>f</sub>) OV

TZ87476.3

Fig. 20 Test circuit for measuring AC performance.

Fig. 21 Input pulse definitions.

#### Conditions

TEST	SWITCH	V <sub>is</sub>
tPZH	VEE	VCC
tPZL	VCC	VEE
tPHZ	VEE	VCC
tPLZ	VCC	VEE
others	open	pulse

		.,	t <sub>r</sub> ; t <sub>f</sub>	
FAMILY	AMPLITUDE	VM	f <sub>max</sub> ; PULSE WIDTH	OTHER
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns	6 ns 6 ns

Definitions for Figs 20 and 21:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_T =$  termination resistance should be equal to the output impedance  $Z_O$  of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# **Signetics**

# 74HC/HCT4352 Dual 4-Channel Analog Multiplexer/Demultiplexer with Latch

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Wide analog input voltage range: ± 5 V
- Low "ON" resistance:

80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 6.0 V 60  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 9.0 V

- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Address latches provided
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4352 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4352 are dual 4-channel analog multiplexers/demultiplexers with common select logic. Each multiplexer has four independent inputs/outputs (nY<sub>0</sub> to nY<sub>3</sub>) and a common input/output (nZ).

The common channel select logics include two select inputs ( $\underline{S}_0$  and  $S_1$ ), an active LOW enable input ( $\overline{E}_1$ ), an active HIGH enable input ( $\underline{E}_2$ ) and a latch enable input ( $\overline{LE}$ ).

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	ICAL	UNIT
STWIBUL	PARAMETER	CONDITIONS	нс	нст	UNII
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time $\overline{E}_1$ , $E_2$ or $S_n$ to $V_{os}$	C <sub>L</sub> = 15 pF	35	40	ns
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time E <sub>1</sub> , E <sub>2</sub> or S <sub>n</sub> to V <sub>os</sub>	$R_L = 1 k\Omega$ $V_{CC} = 5 V$	21	25	ns
Cl	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	_	_	pF
cs	max. switch capacitance independent common		5 12	5 12	pF pF

$$V_{EE} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:


 $f_i$  = input frequency in MHz  $C_L$  = output load capacitance in pF


 $f_{o}^{-}$  = output frequency in MHz  $C_{S}^{-}$  = max, switch capacitance in pF  $\Sigma \{(C_{L} + C_{S}) \times V_{CC}^{2} \times f_{o}\}$  = sum of outputs  $V_{CC}$  = supply voltage in V


2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4352N: 20-pin plastic DIP; NL1 package 74HC / HCT4352D: 20-pin SOL-20; DL2 package







7–683 January 1986

## 74HC/HCT4352

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 6, 2, 5	2Y <sub>0</sub> to 2Y <sub>3</sub>	independent inputs/outputs
3, 14	n.c.	not connected
7	Ē <sub>1</sub>	enable input (active LOW)
8	E <sub>2</sub>	enable input (active HIGH)
9	VEE	negative supply voltage
10	GND	ground (0 V)
11	LE	latch enable input (active LOW)
13, 12	S <sub>0</sub> , S <sub>1</sub>	select inputs
16, 18, 19, 15	1Y <sub>0</sub> to 1Y <sub>3</sub>	independent inputs/outputs
17, 4	1Z, 2Z	common inputs/outputs
20	V <sub>CC</sub>	positive supply voltage

\* Last selected channel "ON".

Selected channels latched.

#### **FUNCTION TABLE**

		INPUTS			CHANNEL
Ēη	E <sub>2</sub>	LE	s <sub>1</sub>	s <sub>0</sub>	ON
H X	X L	X X	X X	X X	none none
L L L	H H H	H H H	L H H	L H L H	$\begin{array}{c} nY_0  -  nZ \\ nY_1  -  nZ \\ nY_2  -  nZ \\ nY_3  -  nZ \end{array}$
L X	H X	L ↓	X	X X	*

H = HIGH voltage level

#### APPLICATIONS

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

#### GENERAL DESCRIPTION (Cont'd.)

With E<sub>1</sub> LOW and E<sub>2</sub> HIGH, one of the four switches is selected (low impedance ON-state) by So and S1. The data at the select inputs may be latched by using the active LOW latch enable input ( $\overline{\text{LE}}$ ). When LE is HIGH, the latch is transparent. When either of the two enable inputs, E<sub>1</sub> (active LOW) and E<sub>2</sub> (active HIGH), is inactive, all analog switches are turned


V<sub>CC</sub> and GND are the supply voltage pins for the digital control inputs (So, S1, LE,  $\overline{E}_1$  and  $\overline{E}_2$ ). The V<sub>CC</sub> to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (nY<sub>0</sub> to nY<sub>3</sub>, and nZ) can swing between V<sub>CC</sub> as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 10.0 V.


For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

L = LOW voltage level X = don't care

<sup>↓ =</sup> HIGH-to-LOW LE transition

## 74HC/HCT4352





## 74HC/HCT4352

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to VFF = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+11.0	V	
±11K	DC digital input diode current		20	mA	for $V_{I} < -0.5 \text{ V}$ or $V_{I} > V_{CC} + 0.5 \text{ V}$
±1SK	DC switch diode current		20	mA	for $V_S$ < -0.5 V or $V_S$ > $V_{CC}$ + 0.5 V
±IS	DC switch current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
±1EE	DC V <sub>EE</sub> current		20	mA	
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	


#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminals nZ, when switch current flows in terminals nY<sub>n</sub>, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no  $V_{CC}$  current will flow out of terminals nY<sub>n</sub>. In this case there is no limit for the voltage drop across the switch, but the voltages at nY<sub>n</sub> and nZ may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		74HC			74HC1	T	UNIT	CONDITIONS
STWIBUL	PANAMETEN	min.	typ.	max.	min.	typ.	max.	UNII	CONDITIONS
Vcc	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7
vcc	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
V <sub>I</sub>	DC input voltage range	GND		vcc	GND		Vcc	٧	
٧ <sub>S</sub>	DC switch voltage range	VEE		v <sub>cc</sub>	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

## 74HC/HCT4352






Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4352.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

					T <sub>amb</sub> (	°C)		TEST CONDITIONS						
SYMBOL	PARAMETER	74HC/HCT							UNIT	V				
STWIDOL		+25		-40 to +85		-40 to +125		ONT	V <sub>CC</sub>	VEE	lς μA	Vis	V <sub>I</sub>	
		min.	typ.	max.	min.	max.	min.	max.						
R <sub>ON</sub>	ON resistance (peak)		_ 100 90 70	- 180 160 130		- 225 200 165		_ 270 240 195	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	V <sub>IN</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 80 70 60	- 140 120 105		- 175 150 130		_ 210 180 160	$\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	VIH or VIL
R <sub>ON</sub>	ON resistance		150 90 80 65	- 160 140 120		_ 200 175 150		- 240 210 180	$\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	vcc	V <sub>IH</sub> or V <sub>IL</sub>
ΔR <sub>ON</sub>	maximum ∆ON resistance between any two channels		9 8 6						$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	or

#### Notes to DC characteristics

- At supply voltages (V<sub>CC</sub> V<sub>EE</sub>) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
   For test circuit measuring R<sub>ON</sub> see Fig. 8.

## 74HC/HCT4352

#### DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

	in the second se			7	amb (	°C)					TEST	COND	ITIONS
SYMBOL	PARAMETER				74H0	>			UNIT	V <sub>CC</sub>	VEE	Vı	OTHER
STIVIBOL	FANAMETEN		+25		-40 to +85		-40 to +125		Oldin	V	VEE		OTTIETT
		min.	typ.	max.	min.	max.	min.	max.					
VIH	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3	÷	1.5 3.15 4.2 6.3		<b>v</b>	2.0 4.5 6.0 9.0			
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	V	2.0 4.5 6.0 9.0			
±lj	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0 0	V <sub>CC</sub> or GND	
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	VS  =  VCC - VEE (see Fig. 10)
±1s	analog switch OFF-state current all channels			0.2		2.0		2.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch ON-state current			0.2		2.0		2.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 11)
¹cc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΆ	6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>

## 74HC/HCT4352

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_f = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				•	r <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER	74HC								Vcc	VEE	OTHER	
011111002	, Allancien	+25		-40 to +85		-40 to +125		UNIT	v	V	0111211		
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay V <sub>is</sub> to V <sub>os</sub>			60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>1</sub> ; E <sub>2</sub> to V <sub>os</sub> LE to V <sub>os</sub>			350 70 60 60		440 88 75 75		525 105 89 90	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)	
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time S <sub>n</sub> to V <sub>os</sub>			375 75 64 55		470 94 80 69		565 113 96 83	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time Ē1; E2 to Vos LE to V <sub>os</sub>			275 55 47 50		345 69 59 63		415 83 71 75	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 19)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>os</sub>			300 60 51 50		375 75 64 63		450 90 77 75	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 19)	
t <sub>su</sub>	set-up time S <sub>n</sub> to LE			80 16 14 22		100 20 17 28		120 24 20 33	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 20)	
<sup>t</sup> h	hold time S <sub>n</sub> to LE			5 5 5 5		5 5 5 5		5 5 5 5	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 20)	
tw	LE minimum pulse width HIGH			100 20 17 25		125 25 21 31		150 30 26 38	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega;$ $C_L = 50 \text{ pF}$ (see Fig. 20)	

74HC/HCT4352

#### DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0)

				7	r <sub>amb</sub> (	°C)				TEST CONDITIONS				
SYMBOL	PARAMETER				74HC	т			UNIT	V	V	V.	OTHER	
STWIBUL	PARAMETER	+25			-40 to +85		-40 to +125		Civit	V <sub>CC</sub>	VEE	Ϋ́Ι	02	
		min.	typ.	max.	min.	max.	min.	max.						
VIH	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5				
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5				
±lį	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND		
±IS	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)	
±IS	analog switch OFF-state current all channels			0.2		2.0		2.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)	
±IS	analog switch ON-state current			0.2		2.0		2.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)	
ICC	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>	
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> - 2.1V	other inputs	

#### Note to HCT types

The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given here.
 To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
Ē <sub>1</sub> , E <sub>2</sub>	0.50
S <sub>n</sub>	0.50
LE	1.5

## 5

## Dual 4-Channel Analog Mult./Demult. w/Latch


## 74HC/HCT4352

### AC CHARACTERISTICS FOR 74HCT

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

					r <sub>amb</sub> (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74HC	т			UNIT	V	V	OTHER	
STWIBUL	PARAMETER	+25			-40 to +85 -40 to			+125	Juli	V <sub>CC</sub>	VEE	OTHER	
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>			12 8		15 10		18 12	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time $\overline{E}_1$ ; $E_2$ to $V_{os}$ $\overline{LE}$ to $V_{os}$			80 65		100 81		120 98	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega;$ $C_L = 50 \text{ pF}$ (see Fig. 19)	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time S <sub>n</sub> to V <sub>OS</sub>			80 65		100 81		120 98	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega;$ $C_L = 50 \text{ pF}$ (see Fig. 19)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time $\widetilde{E}_1$ ; $E_2$ to $V_{os}$ LE to $V_{os}$			60 50		75 63		90 75	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 19)	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>OS</sub>			60 50		75 63		90 75	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 19)	
t <sub>su</sub>	set-up time S <sub>n</sub> to LE			16 22		20 28		24 33	ns	4.5 4.5	0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 20)	
th	hold time S <sub>n</sub> to LE			5 5		5 5		5 5	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 20)	
tw	LE minimum pulse width HIGH			20 25		25 31		30 38	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 20)	

## 74HC/HCT4352








Fig. 9 Typical  $R_{\mbox{ON}}$  as a function of input voltage  $V_{\mbox{is}}$  for  $V_{\mbox{is}}$  = 0 to  $V_{\mbox{CC}}$  –  $V_{\mbox{EE}}.$ 





## 74HC/HCT4352

#### ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

#### Recommended conditions and typical values

 $GND = 0 V; T_{amb} = 25 °C$ 

SYMBOL	PARAMETER	typ.	UNIT	V <sub>CC</sub>	V <sub>EE</sub>	V <sub>is(p-p)</sub> V	CONDITIONS
	sine-wave distortion f =1 kHz	0.04 0.02	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	R <sub>L</sub> = 10 k $\Omega$ ; C <sub>L</sub> = 50 pF (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ f = 1 MHz (see Figs 12 and 15)
	crosstalk between any two switches/ multiplexers	-60 -60	dB dB	2.25 4.5	-2.25 -4.5	note 1	R <sub>L</sub> = 600 Ω; C <sub>L</sub> = 50 pF; f = 1 MHz (see Fig. 16)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		$R_L = 600 \ \Omega$ ; $C_L = 50 \ pF$ ; $f = 1 \ MHz \ (E_1, E_2 \ or \ S_{Pr})$ square-wave between $V_{CC}$ and $GND$ , $t_r = t_f = 6 \ ns$ ) (see Fig. 17)
f <sub>max</sub>	minimum frequency response (-3dB)	160 170	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	$R_L = 50 \Omega$ ; $C_L = 10 pF$ (see Figs 13 and 14)
CS	maximum switch capacitance independent common	5 12	pF pF				

#### Notes to AC characteristics

 $V_{is}$  is the input voltage at an nY $_n$  or nZ terminal, whichever is assigned as an input.  $V_{os}$  is the output voltage at an nY $_n$  or nZ terminal, whichever is assigned as an output.

- 1. Adjust input voltage V  $_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega).$  2. Adjust input voltage V  $_{is}$  to 0 dBm level at V  $_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega).$





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.

## 74HC/HCT4352



#### Note to Figs 12 and 13

Test conditions:

 $V_{CC}$  = 4.5 V; GND = 0 V;  $V_{EE}$  = -4.5 V;  $R_L$  = 50  $\Omega$ ;  $R_{source}$  = 1 k $\Omega$ .

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.





Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.






Fig. 16 Test circuits for measuring crosstalk between any two switches/multiplexers. (a) channel ON condition; (b) channel OFF condition.





Fig. 17 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 17

The crosstalk is defined as follows (oscilloscope output):



## 5

## Dual 4-Channel Analog Mult./Demult. w/Latch

## 74HC/HCT4352

#### **AC WAVEFORMS**




Fig. 18 Waveforms showing the input ( $V_{is}$ ) to output ( $V_{os}$ ) propagation delays.




Fig. 19 Waveforms showing the turn-ON and turn-OFF times.

#### Note to Fig. 19

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.




Fig. 20 Waveforms showing the set-up and hold times from  $S_n$  inputs to  $\overline{LE}$  input, and minimum pulse width of  $\overline{LE}.$ 

#### Note to Fig. 20

(1) HC :  $V_M$  = 50%;  $V_J$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_J$  = GND to 3 V.

74HC/HCT4352

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 21 Test circuit for measuring AC performance.




Fig. 22 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis
tPZH	VEE	VCC
tPZL	VCC	VEE
tPHZ	VEE	VCC
tPLZ	VCC	VEE
others	open	pulse

FAMILY		VM	t <sub>r</sub> ; t <sub>f</sub>				
FAMILY	MILY AMPLITUDE		f <sub>max</sub> ; PULSE WIDTH	OTHER			
74HC 74HCT	V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns < 2 ns	6 ns 6 ns			

#### Definitions for Figs 21 and 22:

- C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).
- R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.
- $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# Signetics

# 74HC/HCT4353 **Triple 2-Channel Analog** Multiplexer/Demultiplexer with Latch

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Wide analog input voltage range: ± 5 V
- Low "ON" resistance:

80  $\Omega$  (typ.) at V<sub>CC</sub> - V<sub>EE</sub> = 4.5 V 70  $\Omega$  (typ.) at  $V_{CC} - V_{EE} = 6.0 \text{ V}$ 60  $\Omega$  (typ.) at  $V_{CC} - V_{EE} = 9.0 \text{ V}$ 

- Logic level translation: to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Address latchs provided
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4353 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4353 are triple 2-channel analog multiplexers/demultiplexers with two common enable inputs ( $\overline{E}_1$  and  $E_2$ ) and a latch enable input (LE). Each multiplexer has two independent inputs/outputs (nYo and nY1), a common input/output (nZ) and select inputs (So to So).

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	TYPICAL			
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT		
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>1</sub> , E <sub>2</sub> or S <sub>n</sub> to V <sub>os</sub>	C <sub>L</sub> = 50 pF	21	23	ns		
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time E <sub>1</sub> , E <sub>2</sub> or S <sub>n</sub> to V <sub>os</sub>	$R_{L} = 1 k\Omega$ $V_{CC} = 5 V$	19	21	ns		
Cl	input capacitance		3.5	3.5	рF		
C <sub>PD</sub>	power dissipation capacitance per switch	notes 1 and 2	-	-	pF		
CS	max. switch capacitance independent common		5 8	5 8	pF pF		

 $V_{EF} = GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CpD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \{(C_L + C_S) \times V_{CC}^2 \times f_o\}$$
 where:

f; = input frequency in MHz


C<sub>L</sub> = output load capacitance in pF CS = max. switch capacitance in pF f<sub>O</sub> = output frequency in MHz


 $\Sigma \{ (C_L + C_S) \times V_{CC}^2 \times f_O \} = \text{sum of outputs} \quad V_{CC} = \text{supply voltage in V}$ 


2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4353N: 20-pin plastic DIP; NL1 package 74HC/HCT4353D: 20-pin SOL-20; DL2 package







## Triple 2-Channel Analog Mult./Demult. w/Latch

## 74HC/HCT4353

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 1	2Y <sub>0</sub> , 2Y <sub>1</sub>	independent inputs/outputs
5	3Z	common input/output
6, 4	3Y <sub>0</sub> , 3Y <sub>1</sub>	independent inputs/outputs
3, 14	n.c.	not connected
7	E <sub>1</sub>	enable input (active LOW)
8	E <sub>2</sub>	enable input (active HIGH)
9	VEE	negative supply voltage
10	GND	ground (0 V)
11	LE	latch enable input (active LOW)
15, 13, 12	S <sub>0</sub> to S <sub>2</sub>	select inputs
16, 17	1Y <sub>0</sub> , 1Y <sub>1</sub>	independent inputs/outputs
18	1Z	common input/output
19	2Z	common input/output
20	VCC	positive supply voltage

\* Last selected channel "ON".

Selected channels latched.

#### **FUNCTION TABLE**

	INP		CHANNEL	
Ē <sub>1</sub>	E <sub>2</sub>	LE	S <sub>n</sub>	ON
H	X	X	X	none
X	L	X		none
L	H	H	L	nY <sub>0</sub> — nZ
L	H		H	nY <sub>1</sub> — nZ
L	н	L	X	*
X	х	↓	X	

H = HIGH voltage level

L = LOW voltage level

X = don't care

↓ = HIGH-to-LOW LE transition

#### **APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

#### GENERAL DESCRIPTION (Cont'd.)

Each multiplexer/demultiplexer contains two bidirectional analog switches, each with one side sonnected to an independent input/output (nY<sub>0</sub> and nY<sub>1</sub>) and the other side connected to a common input/output (nZ).

With  $\overline{E}_1$  LOW and  $E_2$  HIGH, one of the two switches is selected (low impedance ON-state) by  $S_0$  to  $S_2$ .

The data at the select inputs may be latched by using the active LOW latch enable input ( $\overline{LE}$ ). When  $\overline{LE}$  is HIGH, the latch is transparent. When either of the two enable inputs,  $\overline{E_1}$  (active LOW) and  $\overline{E_2}$  (active HIGH), is inactive, all analog switches are turned off.


 $V_{CC}$  and GND are the supply voltage pins for the digital control inputs (S0 to S2,  $\overline{LE},\,\overline{E}_1$  and  $E_2$ ). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs (nY0 and nY1, and nZ) can swing between  $V_{CC}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{CC}-V_{EE}$  may not exceed 10.0 V.


For operation as a digital multiplexer/demultiplexer, V<sub>EE</sub> is connected to GND (typically ground).

## 7

## Triple 2-Channel Analog Mult./Demult. w/Latch

## 74HC/HCT4353





## Triple 2-Channel Analog Muit./Demult. w/Latch

## 74HC/HCT4353

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to VEE = GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v <sub>cc</sub>	DC supply voltage	-0.5	+11.0	V	
±11K	DC digital input diode current		20	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±1sk	DC switch diode current		20	mA	for $V_S$ < -0.5 V or $V_S$ > $V_{CC}$ + 0.5 V
±IS	DC switch current		25	mA	for $-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
‡jEE	DC VEE current		20	mA	
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		500	mW	above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)		400	mW	above +70 °C: derate linearly with 6 mW/K
PS	power dissipation per switch		100	mW	

#### Note to ratings

To avoid drawing  $V_{CC}$  current out of terminals nZ, when switch current flows in terminals nY<sub>n</sub>, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no  $V_{CC}$  current will flow out of terminals nY<sub>n</sub>. In this case there is no limit for the voltage drop across the switch, but the voltages at nY<sub>n</sub> and nZ may not exceed  $V_{CC}$  or  $V_{EE}$ .

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		74HC			74HC1	•	UNIT	CONDITIONS
STWIDOL	PANAMETER	min.	typ.	max.	min.	typ.	max.	ONT	CONDITIONS
vcc	DC supply voltage V <sub>CC</sub> -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7
v <sub>cc</sub>	DC supply voltage V <sub>CC</sub> -V <sub>EE</sub>	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
٧ <sub>I</sub>	DC input voltage range	GND		Vcc	GND		Vcc	٧	
٧ <sub>S</sub>	DC switch voltage range	VEE		v <sub>cc</sub>	VEE		Vcc	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V V <sub>CC</sub> = 10.0 V

January 1986 7–700

## Triple 2-Channel Analog Mult./Demult. w/Latch

## 74HC/HCT4353




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4353.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4353.

#### DC CHARACTERISTICS FOR 74HC/HCT

For 74HC:  $V_{CC}-GND$  or  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V For 74HCT:  $V_{CC}-GND$  =4.5 and 5.5 V;  $V_{CC}-V_{EE}$  =2.0, 4.5, 6.0 and 9.0 V

SYMBOL		T <sub>amb</sub> (°C) 74HC/HCT								TEST CONDITIONS				
	PARAMETER									Van	V	la	Vis	Vı
	TANAMETER	+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>		Iς : μA	Vis	١,	
		min.	typ.	max.	min.	max.	min.	max.		,				
R <sub>ON</sub>	ON resistance (peak)		- 100 90 70	180 160 130		- 225 200 165		- 270 240 195	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	V <sub>CC</sub> to V <sub>EE</sub>	or
R <sub>ON</sub>	ON resistance		150 80 70 60	- 140 120 105		- 175 150 130		- 210 180 160	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	VEE	V <sub>IH</sub> or V <sub>IL</sub>
R <sub>ON</sub>	ON resistance		150 90 80 65	- 160 140 120		- 200 175 150		- 240 210 180	$\Omega$ $\Omega$ $\Omega$	2.0 4.5 6.0 4.5	0 0 0 -4.5	100 1000 1000 1000	v <sub>cc</sub>	V <sub>IF</sub> or V <sub>IL</sub>
ΔR <sub>ON</sub>	maximum ∆ON resistance between any two channels		- 9 8 6						Ω Ω Ω	2.0 4.5 6.0 4.5	0 0 0 -4.5		V <sub>CC</sub> to V <sub>EE</sub>	or

#### Notes to DC characteristics

- 1. At supply voltages ( $V_{CC} V_{EE}$ ) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
- 2. For test circuit measuring RON see Fig. 8.

# 74HC/HCT4353

# DC CHARACTERISTICS FOR 74HC

Voltages are referenced to GND (ground = 0 V)

				1	ր <sub>amb</sub> (	°C)					TEST	COND	TIONS
SYMBOL	PARAMETER		74HC							V <sub>CC</sub>	V	ν.	OTHER
STIMBOL			+25		-40 to +85		-40 to +125		UNIT	V	V <sub>EE</sub>	۷۱	OTTL
		min.	typ.	max.	min.	max.	min.	max.					
.∨iH	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		v	2.0 4.5 6.0 9.0			
VIL	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	V	2.0 4.5 6.0 9.0			
±11	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μΑ	6.0 10.0	0	V <sub>CC</sub> or GND	·
±1S	analog switch OFF-state current per channel			0.1		1.0		1.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±IS	analog switch OFF-state current all channels			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±1S	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 11)
lcc	quiescent supply current	:		8.0 16.0	V 61	80.0 160.0		160.0 320.0		6.0 10.0	0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>

7-702

# 74HC/HCT4353

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

					r <sub>amb</sub> (	°C)					TEST	CONDITIONS
SYMBOL	PARAMETER	74HC						UNIT	Vaa	V	OTHER	
STIMBUL	PANAMETEN	+25		-40 to +85		-40 to +125		CIVIT	V <sub>CC</sub>	A E E	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay V <sub>is</sub> to V <sub>os</sub>			60 12 10 8		75 15 13 10		90 18 15 12	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time E <sub>1</sub> ; E <sub>2</sub> to V <sub>os</sub> LE to V <sub>os</sub>			300 60 51 55		375 75 64 69		450 90 77 83	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 19)
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time S <sub>n</sub> to V <sub>OS</sub>			300 60 58 50		375 75 69 63		450 90 77 75	ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 19)
t <sub>PHZ</sub> /	turn "OFF" time  E <sub>1</sub> ; E <sub>2</sub> to V <sub>os</sub> LE to V <sub>os</sub>			275 55 47 45		345 69 59 56		415 83 71 68	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 19)
t <sub>PHZ</sub> /	turn "OFF" time S <sub>n</sub> to V <sub>OS</sub>			275 55 47 45		345 69 59 56		415 83 71 68	ns	2.0 4.5 6.0 4.5	0 0 0 - 4.5	R <sub>L</sub> = 1 k $\Omega$ ; C <sub>L</sub> = 50 pF (see Fig. 19)
t <sub>su</sub>	set-up time S <sub>n</sub> to LE	60 12 10 18			75 15 13 23		90 18 15 27		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 20)
t <sub>h</sub>	hold time S <sub>n</sub> to LE	5 5 5 5			5 5 5 5		5 5 5 5		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	R <sub>L</sub> = 1 kΩ; C <sub>L</sub> = 50 pF (see Fig. 20)
t <sub>W</sub>	LE minimum pulse width	100 20 17 25			125 25 21 31		150 30 26 38		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 20)

# 74HC/HCT4353

# DC CHARACTERISTICS FOR 74HCT

Voltages are referenced to GND (ground = 0 V)

			****	•	Γ <sub>amb</sub> (	(°C)					TEST	CONDI	TIONS
SYMBOL	PARAMETER		74HCT							Vcc	VEE	٧.	OTHER
STIMBUL	PANAMETEN	+25		-40 to +85		-40 to +125		UNIT	V	V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0111211	
		min.	typ.	max.	min.	max.	min.	max.					
VIH	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
±II	input leakage current			0.1		1.0		1.0	μΑ	5.5	0	V <sub>CC</sub> or GND	
±1 <sub>S</sub>	analog switch OFF-state current per channel			0.1		1.0		1.0	μΑ	10.0	o	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   =  V <sub>CC</sub> - V <sub>EE</sub>  (see Fig. 10)
±IS	analog switch OFF-state current all channels			0.1		1.0		1.0	μА	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub> I = V <sub>CC</sub> - V <sub>EE</sub> (see Fig. 10)
±1S	analog switch ON-state current			0.1		1.0		1.0	μΑ	10.0	o	V <sub>IH</sub> or V <sub>IL</sub>	VSI = VCC - VEE (see Fig. 11)
lcc	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μΑ	5.5 5.0	0 -5.0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>
∆ICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	0	V <sub>CC</sub> -2.1 V	other inputs at V <sub>CC</sub> or GND

# Note to HCT types

1. The value of additional quiescent supply current  $(\Delta I_{CC})$  for a unit load of 1 is given here.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
E <sub>1</sub> , E <sub>2</sub>	0.50
S <sub>n</sub>	0.50
LE	1.5

# Triple 2-Channel Analog Mult./Demult. w/Latch


# 74HC/HCT4353


#### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				-	ր <sub>amb</sub> (	°C)					TEST	CONDITIONS
SYMBOL	PARAMETER		74НСТ						UNIT	Voc	V	OTHER
STIVIBUL	PANAMETEN	+25		-40 to +85		-40 to +125			VCC	VEE	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay V <sub>is</sub> to V <sub>os</sub>			12 8		15 10		18 12	ns	4.5 4.5	0 -4.5	R <sub>L</sub> = ∞; C <sub>L</sub> = 50 pF (see Fig. 18)
t <sub>PZH</sub> / t <sub>PZL</sub>	turn "ON" time $\overline{E}_1$ ; $E_2$ to $V_{os}$ $\overline{LE}$ to $V_{os}$			75 60		94 75		113 90	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	turn "ON" time S <sub>n</sub> to V <sub>OS</sub>			75 60		94 75		113 90	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)
t <sub>PHZ</sub> / t <sub>PLZ</sub>	turn "OFF" time Ē <sub>1</sub> ; E <sub>2</sub> to V <sub>os</sub> LE to V <sub>os</sub>			60 55		75 69		90 83	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	turn "OFF" time S <sub>n</sub> to V <sub>OS</sub>			65 55		81 69		98 83	ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 19)
t <sub>su</sub>	set-up time S <sub>n</sub> to LE	12 14			15 18		18 21		ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 20)
<sup>t</sup> h	hold time S <sub>n</sub> to LE	5 5			5 5		5 5		ns	<b>4.</b> 5 <b>4.</b> 5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 20)
t <sub>W</sub>	LE minimum pulse width HIGH	25 25			31 31		38 38		ns	4.5 4.5	0 -4.5	$R_L = 1 k\Omega;$ $C_L = 50 pF$ (see Fig. 20)

# 74HC/HCT4353







# 74HC/HCT4353

# ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

#### Recommended conditions and typical values

 $GND = 0 V; T_{amb} = 25 °C$ 

SYMBOL	PARAMETER	typ.	UNIT	v <sub>cc</sub>	V <sub>EE</sub>	V <sub>is(p-p)</sub> V	CONDITIONS
	sine-wave distortion f =1 kHz	0.04 0.02	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion f = 10 kHz	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 pF$ f = 1 MHz (see Figs 12 and 15)
	crosstalk between any two switches/ multiplexers	-60 -60	dB dB	2.25 4.5	-2.25 -4.5	note 1	R <sub>L</sub> = 600 Ω; C <sub>L</sub> = 50 pF; f = 1 MHz (see Fig. 16)
V <sub>(p-p)</sub>	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		$R_L$ = 600 $\Omega$ ; $C_L$ = 50 pF; f = 1 MHz ( $\overline{E}_1$ , $\overline{E}_2$ or $S_{n'}$ , square-wave between $V_{CC}$ and GND, $t_r$ = $t_f$ = 6 ns) (see Fig. 17)
f <sub>max</sub>	minimum frequency response (-3dB)	170 180	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	$R_L = 50 \Omega$ ; $C_L = 10 pF$ (see Figs 13 and 14)
CS	maximum switch capacitance independent common	5 8	pF pF				

#### Notes to AC characteristics

#### General note

 $V_{is}$  is the input voltage at an nY $_n$  or nZ terminal, whichever is assigned as an input.  $V_{os}$  is the output voltage at an nY $_n$  or nZ terminal, whichever is assigned as an output.

- 1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ). 2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 10 kHz (0 dBm = 1 mW into 50  $\Omega$ ).





Fig. 12 Typical switch "OFF" signal feed-through as a function of frequency.

# 74HC/HCT4353



# Note to Figs 12 and 13

Test conditions:  $V_{CC} = 4.5 \text{ V}$ ; GND = 0 V;  $V_{EE} = -4.5 \text{ V}$ ;  $R_L = 50 \Omega$ ;  $R_{source} = 1 \text{ k}\Omega$ .

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.





Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.






Fig. 16 Test circuits for measuring crosstalk between any two switches/multiplexers. (a) channel ON condition; (b) channel OFF condition.





Fig. 17 Test circuit for measuring crosstalk between control and any switch.

#### Note to Fig. 17

The crosstalk is defined as follows (oscilloscope output):



# 74HC/HCT4353

#### **AC WAVEFORMS**




Fig. 18 Waveforms showing the input ( $V_{is}$ ) to output ( $V_{os}$ ) propagation delays.




Fig. 19 Waveforms showing the turn-ON and turn-OFF times.

# Note to Fig. 19

(1) HC : 
$$V_M$$
 = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.




Fig. 20 Waveforms showing the set-up and hold times from  $S_n$  inputs to  $\overline{LE}$  input, and minimum pulse width of  $\overline{LE}.$ 

# Note to Fig. 20

(1) HC : 
$$V_M$$
 = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

#### **TEST CIRCUIT AND WAVEFORMS**




Fig. 21 Test circuit for measuring AC performance.

Fig. 22 Input pulse definitions.

#### Conditions

TEST	SWITCH	Vis
<sup>t</sup> PZH <sup>t</sup> PZL <sup>t</sup> PHZ <sup>t</sup> PLZ others	VEE VCC VEE VCC open	VCC VEE VCC VEE pulse

				t <sub>r</sub> ; t <sub>f</sub>				
FAN	IILY	AMPLITUDE	VM	f <sub>max</sub> ; PULSE WIDTH	OTHER			
74H 74H		V <sub>CC</sub> 3.0 V	50% 1.3 V	< 2 ns	6 ns 6 ns			

# Definitions for Figs 21 and 22:

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

RT = termination resistance should be equal to the output impedance Z<sub>O</sub> of the pulse generator.

 $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

# **Signetics**

# 74HC/HCT4510 BCD Up/Down Counter

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

• Output capability: standard

• I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4510 are high-speed Si-gate CMOS devices and are pin compatible with the "4510" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4510 are edge-triggered synchronous up/down BCD counters with a clock input (CP), an up/down count control input (UP/ $\overline{DN}$ ), an active LOW count enable input ( $\overline{CE}$ ), an asynchronous active HIGH parallel load input (PL), four parallel inputs (D $_0$  to D $_3$ ), four parallel outputs (Q $_0$  to O $_3$ ), an active LOW terminal count output ( $\overline{TC}$ ), and an overriding asynchronous master reset input (MR).

Information on  $D_0$  to  $D_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW-to-HIGH transition of CP if  $\overline{CE}$  is LOW. UP/ $\overline{DN}$  determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $Q_0$  and  $Q_3$  are HIGH and  $\overline{CE}$  is LOW. When counting down,  $\overline{TC}$  is LOW when  $Q_0$  to  $Q_3$  and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter ( $Q_0$  to  $Q_3$  = = LOW) independent of all other input conditions.

Logic equation for terminal count:

$$\overline{TC} = \overline{\overline{CE}} \cdot \left\{ (UP/\overline{DN}) \cdot \Omega_0 \cdot \Omega_3 + + (\overline{UP/\overline{DN}}) \cdot \overline{\Omega}_0 \cdot \overline{\Omega}_1 \cdot \overline{\Omega}_2 \cdot \overline{\Omega}_3 \right\}$$

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STWIBUL	PANAMETER	CONDITIONS	нс	нст	ONT	
t <sub>PHL</sub> /	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	17	19	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	45	45	MHz	
CI	input capacitance		3.5	3.5	pF	

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4510N: 16-pin plastic DIP; NJ1 package 74HC / HCT4510D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1 4, 12, 13, 3	PL D <sub>0</sub> to D <sub>3</sub>	parallel load input (active HIGH) parallel inputs count enable input (active LOW)
6, 11, 14, 2	Q <sub>0</sub> to Q <sub>3</sub>	parallel outputs terminal count output (active LOW)
8	GND	ground (0 V)
9	MR	asynchronous master reset input (active HIGH)
10	UP/DN	up/down control input
15 16	V <sub>CC</sub>	clock input (LOW-to-HIGH, edge-triggered) positive supply voltage

# BCD Up/Down Counter

# 74HC/HCT4510




Fig. 1 Pin configuration.

#### **FUNCTION TABLE**

MR	PL	UP/DN	CE	СР	MODE
LLLH	H L L X	X X L H X	X H L X	X X ↑ ↑	parallel load no change count down count up reset

H = HIGH voltage level L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

# **Signetics**

# 74HC/HCT4511 BCD to 7-Segment Latch/Decoder/Driver

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Latch storage of BCD inputs
- Blanking input
- Lamp test input
- Driving common cathode LED displays
- Guaranteed 10 mA drive capability per output
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4511 are high-speed Si-gate CMOS devices and are pin compatible with "4511" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4511 are BCD to 7-segment latch/decoder/drivers with four address inputs (D<sub>1</sub> to D<sub>4</sub>), an active LOW latch enable input ( $\overline{\text{LE}}$ ), an active LOW ripple blanking input (BI), an active LOW lamp test input ( $\overline{\text{LT}}$ ), and seven active HIGH segment outputs (O<sub>8</sub> to O<sub>9</sub>).

When  $\overline{LE}$  is LOW, the state of the segment outputs  $(Q_a \text{ to } Q_g)$  is determined by the data on  $D_1$  to  $D_4$ .

When LE goes HIGH, the last data present on D<sub>1</sub> to D<sub>4</sub> are stored in the latches and the segment outputs remain stable.

When LT is LOW, all the segment outputs are HIGH independent of all other input conditions. With LT HIGH, a LOW on BI forces all segment outputs LOW. The inputs LT and BI do not affect the latch circuit.

#### **APPLICATIONS**

- Driving LED displays
- Driving incandescent displays
- Driving fluorescent displays
- Driving LCD displays
- Driving gas discharge displays

CVMDOL	DADAMETED	CONDITIONS	TYP	ICAL	UNIT
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNII
tPHL/ tPLH	propagation delay  Dn to Qn  LE to Qn  BI to Qn  T to Qn	CL = 15 pF VCC = 5 V	24 23 19 12	24 24 20 13	ns ns ns ns
CI	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per latch	notes 1 and 2	64	64	рF

GND = 0 V;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

 $f_i$  = input frequency in MHz  $f_0$  = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4511N: 16-pin plastic DIP; NJ1 package 74HC / HCT4511D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
3	LT	lamp test input (active LOW)
4	Bī	ripple blanking input (active LOW)
5	TE.	latch enable input (active LOW)
7, 1, 2, 6	D <sub>1</sub> to D <sub>4</sub>	BCD address inputs
8	GND	ground (0 V)
13, 12, 11, 10, 9, 15, 14	$\Omega_a$ to $\Omega_g$	segments outputs
16	V <sub>CC</sub>	positive supply voltage

# BCD to 7-Segment Latch/Decoder/Driver

# 74HC/HCT4511







# 7 | 1 | 2 | 6 | D1 | D2 | D3 | D4 | LATCHES LATCHES DECODER DECODER DRIVERS Q3 | Q4 | Q4 | Q4 | Q5 | Q5 | Q5 | TZ93695 | 14 | 15 | 9 | 10 | 11 | 12 | 13 Fig. 4 Functional diagram.

### **FUNCTION TABLE**

		ı	NPUT	rs						DISPLAY				
LE	BI	LT	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Qa	$o_b$	$\alpha_{c}$	$\sigma_{d}$	$Q_{e}$	Qf	$Q_g$	DISPLAT
х	х	L	x	х	х	х	Н	Н	н	н	Н	Н	Н	8
×	L	н	x	×	×	×	L	L	L	L	L	L	L	blank
L L L	H H H	H H H	L L L	L L L	L H H	LHLH	H H H	HHH	H H L	H	HLHL	HLLL	LLHH	0 1 2 3
	H H H H	HHHH	L L L	H H H	L H H	L H L	L H L	H L L	Н Н Н	L H H L	L H L	HHHL	H H L	4 5 6 7
L L L	H H H H	H H H H H H	Н Н Н	L L L	L H H	L H L H	H L L	H L L	H H L	HLLL	HLLL	H L L	H H L	8 9 blank blank
1111	<b>===</b>	x	<b>111</b>	1111	L H H	コエコエ	1111	L L L	ال الما الما	L L L		L L L	LLLL	blank blank blank blank
Н	Н	Н	х	х	х	х	*						*	

<sup>\*</sup> Depends upon the BCD-code applied during the LOW-to-HIGH transition of LE.


H = HIGH voltage level


L = LOW voltage level


X = don't care

# BCD to 7-Segment Latch/Decoder/Driver

# 74HC/HCT4511







# 74HC/HCT4511

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard, excepting VOH which is given below

ICC category: MSI

#### Non-standard DC characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

				7	Ր <sub>amb</sub> (՝	°C)		TEST CONDITIONS				
0)/4400/	DADAMETER				74HC	:			\/.	lo.		
SYMBOL	DL PARAMETER		+25			-40 to +85		o +125	UNIT	VCC	Vi	−IO mA
		min.	typ.	max.	min.	max.	min.	max.				
Voн	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		V	4.5	VIH or VIL	7.5 10.0
VOH	HIGH level output voltage	5.60 5.48 4.80			5.45 5.34 4.50		5.35 5.20 4.20		V	6.0	VIH or	7.5 10.0 15.0

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub>	(°C)					TEST CONDITIONS
SYMBOL	DADAMETED				74H	С			UNIT		WAVEFORMS
SYMBUL	PARAMETER	+25			-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		77 28 22	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig. 8
tPHL/ tPLH	propagation delay LE to O <sub>n</sub>		74 27 22	270 54 46		330 68 58		405 81 69	ns	2.0 4.5 6.0	Fig. 9
tPHL/ tPLH	propagation delay BI to On		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 10
tPHL/ tPLH	propagation delay LT to Q <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8, 9 and 10
tW	latch enable pulse width LOW	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 11
th	hold time D <sub>n</sub> to LE	0 0	-11 -4 -3		0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11

# BCD to 7-Segment Latch/Decoder/Driver

# 74HC/HCT4511

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard, excepting VOH which is given below

ICC category: MSI

# Non-standard DC characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

				٦	Γ <sub>amb</sub> ('	C)	UNIT	TEST CONDITIONS				
SYMBOL	PARAMETER				74HC			Vcc	VI	-10		
		+ 25			-40 to +85 -40 to +			o +125		V		mA
		min.	typ.	max.	min.	max.	min.	max.				
Vон	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		٧	4.5	VIH or VIL	7.5 10.0

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
LT, LE	1.50
BI, D <sub>n</sub>	0.30

#### AC CHARACTERISTICS FOR 74HCT


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


					Tamb	(°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	СТ						
3 T MIDOL	FANAMETER		+25			-40 to +85   -40 t			UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tpHL/ tpLH	propagation delay D <sub>n</sub> to Q <sub>n</sub>		28	60		75		90	ns	4.5	Fig. 8	
<sup>t</sup> PHL/ <sup>t</sup> PLH	p <u>ropagation</u> delay LE to Q <sub>n</sub>		27	54		68		81	ns	4.5	Fig. 9	
<sup>t</sup> PHL/ tPLH	p <u>rop</u> agation delay BI to Q <sub>n</sub>		23	44		55		66	ns	4.5	Fig. 10	
t <sub>PHL</sub> / t <sub>PLH</sub>	p <u>rop</u> agation delay LT to Q <sub>n</sub>		16	30		38		45	ns	4.5	Fig. 8	
t <sub>THL</sub> / tTLH	output transition time		7	15		19		22	ns	4.5	Figs 8, 9 and 10	
tw	latch enable pulse width LOW	16	5		20		24		ns	4.5	Fig. 9	
t <sub>su</sub>	set-up ti <u>me</u> D <sub>n</sub> to LE	12	5		15		18		ns	4.5	Fig. 11	
th	hold time D <sub>n</sub> to LE	0	-4		0		0		ns	4.5	Fig. 11	


# BCD to 7-Segment Latch/Decoder/Driver


# 74HC/HCT4511

#### **AC WAVEFORMS**









#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_1 = GND$  to 3 V.


#### Note to Fig. 11


The shaded areas indicate when the input is permitted to change for predictable output performance.


# BCD to 7-Segment Latch/Decoder/Driver


# 74HC/HCT4511


#### **APPLICATION DIAGRAMS**














# **Signetics**

# **HCMOS Products**


#### **FEATURES**

- Non-inverting outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with "4514" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

(continued on next page)



# 74HC/HCT4514 4-to-16 Line Decoder/Demultiplexer with Input Latches

**Product Specification** 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
STWBUL	PANAMETER	COMDITIONS	нс	нст	ONTI
t <sub>PHL</sub> /	propagation delay A <sub>n</sub> to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	23	26	ns
CI	input capacitance		3.5	3.5	рF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	44	45	pF

GND = 0 V; 
$$T_{amb} = 25 \,^{\circ}C$$
;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

$$f_0$$
 = output frequency in MHz  
  $\Sigma (C_L \times V_{CC}^2 \times f_0)$  = sum of outputs

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4514N: 24-pin plastic DIP; NN3 package 74HC / HCT4514D: 24-pin SOL-24; DN2 package

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1 2, 3, 21, 22	LE A <sub>0</sub> to A <sub>3</sub>	latch enable input (active HIGH) address inputs
11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15	Ω <sub>0</sub> to Ω <sub>15</sub>	multiplexer outputs (active HIGH)
12	GND	ground (0 V)
23	Ē	enable input (active LOW)
24	Vcc	positive supply voltage

# 4-to-16 Line Decoder/Demultiplexer with Input Latches

# 74HC/HCT4514






Fig. 3a IEC logic symbol for the decoder function.





Fig. 3b IEC logic symbol for the demultiplexer function.

# 74HC/HCT4514



# **GENERAL DESCRIPTION (Cont'd)**

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (E), and an active LOW enable input (E). The 16 outputs (Q0 to Q15) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on  $A_n$ . When LE goes LOW, the last data present at  $A_n$  are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. At  $\overline{\mathbb{E}}$  HIGH, all outputs are LOW. The enable input (E) does not affect the state of the latch.

When the "4514" is used as a demultiplexer,  $\overline{E}$  is the data input and  $A_0$  to  $A_3$  are the address inputs.

#### **APPLICATIONS**

- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding

#### **FUNCTION TABLE**

	1	NPU	TS									OUTPUTS								
Ē	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	А3	$\sigma^0$	Q <sub>1</sub>	02	$o_3$	04	$a_5$	$a_6$	07	σ8	$Q_9$	Q <sub>10</sub>	Q <sub>11</sub>	Q <sub>12</sub>	Q <sub>13</sub>	Q <sub>14</sub>	Q <sub>15</sub>
Н	x	x	x	x	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
	L H L H	L H H	L L L L	LLLL	HLLL	L H L L	L H L	LLLH		L L L	L L L		L L L L	L L L	L L L	L L L	L L L			L L L
LLLL	L H L H	L H H	H H H				L L L	L L L	HLLL	L H L	L L H L	L L H		L L L	L L L	L L L	L L L	L L L	L L L L	L L L
L L L	L H L	L H H	LLLL	H H H		LLLL	LLLL	L L L		L L L	L L L	LLL	HLLL	L H L	L H L	L L H	L L L	L L L	L L L	L L L
	L H L H	L H H	HHH	H H H		LLL									L L L	L L L	H L L	L H L	L L H L	L L H


LE = HIGH

H = HIGH voltage level

L = LOW voltage level

X = don't care

# 74HC/HCT4514



7-723

# 74HC/HCT4514

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF$ 

					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	BADAMETER				74H	)			LINUT		MANUFFORMS	
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	o +1 <b>2</b> 5	UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay A <sub>n</sub> to Ω <sub>n</sub>		74 27 22	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay LE to Q <sub>n</sub>		74 27 22	230 46 39		290 58 49		345 69 59	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay E to Q <sub>n</sub>		41 15 12	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
t₩	latch enable pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	90 18 15	25 9 7		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> h	hold time A <sub>n</sub> to LE	1 1 1	-11 -4 -3		1 1 1		1 1 1		ns	2.0 4.5 6.0	Fig. 7	

# 4-to-16 Line Decoder/Demultiplexer with Input Latches

74HC/HCT4514

# DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A <sub>n</sub>	0.65
LE	1.40
E	1.00

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)				-	TEST CONDITIONS
01/11001	BARAMETER				74HC	т	UNIT	.,	MANECODME		
SYMBOL	PARAMETER		+25		-40 to +85 -40 t			o +1 <b>25</b>	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		30	55		69		83	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		29	50		63		75	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E to Q <sub>n</sub>		17	40		50		60	ns	4.5	Fig. 6
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>W</sub>	latch enable pulse width HIGH	16	4		20		24		ns	4.5	.Fig. 7
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	18	9		23		27		ns	4.5	Fig. 7
th	hold time A <sub>n</sub> to LE	3	-3		3		3		ns	4.5	Fig. 7

# 74HC/HCT4514

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the input  $(A_n,\, LE,\, \overline{E})$  to output  $(Q_n)$  propagation delays and the output transition times.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.




Fig. 7 Waveforms showing the minimum pulse width of the latch enable input (LE) and the set-up and hold times for LE to  $A_n$ . Set-up and hold times are shown as positive values but may be specified as negative values.

#### Note to Fig. 7

The shaded areas indicate when the input is permitted to change for predictable output performance.

# **Signetics**

# 74HC/HCT4515 4-to-16 Line Decoder/Demultiplexer with Input Latches

**Product Specification** 

#### **HCMOS Products**


#### **FEATURES**

- Inverting outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with "4515" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

(continued on next page)



SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STWBUL	PARAMETER	CONDITIONS	нс	нст	UNII	
t <sub>PHL</sub> /	propagation delay $A_n$ to $\overline{Q}_n$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	25	26	ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	44	46	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4515N: 24-pin plastic DIP; NN3 package 74HC / HCT4515D: 24-pin SOL-24; DN2 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LE	latch enable input (active HIGH)
2, 3, 21, 22	A <sub>0</sub> to A <sub>3</sub>	address inputs
11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15	$\overline{\Omega}_0$ to $\overline{\Omega}_{15}$	multiplexer outputs (active LOW)
12	GND	ground (0 V)
23	Ē	enable input (active LOW)
24	Vcc	positive supply voltage

# 74HC/HCT4515






Fig. 3a IEC logic symbol for the decoder function.





Fig. 3b IEC logic symbol for the demultiplexer function.

# 74HC/HCT4515



#### GENERAL DESCRIPTION (Cont'd)

The 74HC/HCT4515 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A<sub>0</sub> to A<sub>3</sub>) with latches, a latch enable input (LE), and an active LOW enable input (E). The 16 inverting outputs ( $\overline{Q}_0$  to  $\overline{Q}_{15}$ ) are mutually exclusive active LOW. When LE is HIGH, the selected output is determined by the data on A<sub>n</sub>. When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is LOW, At E is HIGH, all outputs are HIGH. The enable input (E) does not affect the state of the latch.

When the "4515" is used as a demultiplexer,  $\overline{E}$  is the data input and A<sub>0</sub> to A<sub>3</sub> are the address inputs.

#### **APPLICATIONS**

- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding

# **FUNCTION TABLE**

	ı	NPU	TS									оит	PUT	3						
Ē	A <sub>0</sub>	Α1	A <sub>2</sub>	А3	$\bar{a}_0$	$\overline{Q}_1$	$\overline{\mathbf{Q}}_2$	₫3	₫4	₫5	₫6	₫7	₫8	₫9	ō₁0	ō <sub>11</sub>	Ō <sub>12</sub>	<u>0</u> 13	<u>0</u> 14	ō <sub>15</sub>
Н	х	Х	х	Х	н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н
L L L	L H L	LHH	L L L		HHH	H H H	H H L H	H H L	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H H	H H H H
L L L	L H L	レーエエ	H H H	L L L	H H H	H H H	H H H	H H H H	H H H	H H H	HHLH	H H H L	H H H	H H H	H H H H	H H H	H H H	H H H	H H H H	H H H
L L L	L H L H	LLHH	LLLL	H H H	H H H H	H H H	H H H	H H H H	Н Н Н	H H H	H H H	H H H	L H H	H H H	H L H	H H H L	H H H	H H H H	H H H	H H H H
L L L L	L H L	LHH	H H H	H H H	H H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	H H H	L H H H	H H H	H H L H	H H H L


LE = HIGH

H = HIGH voltage level

L = LOW voltage level

X = don't care

# 74HC/HCT4515



74HC/HCT4515

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)					TEST CONDITIONS	
CVMDOL	PARAMETER				74H0	>	UNIT					
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Q}_n$		80 29 23	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay LE to $\overline{\Omega}_{\text{N}}$		66 24 19	225 45 38		280 56 48		340 68 58	ns	2.0 4.5 6.0	Fig. 6	
tPHL/ tPLH	propagation delay E to On		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6	
tw	latch enable pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	90 18 15	28 10 8		115 23 20		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
t <sub>h</sub>	hold time A <sub>n</sub> to LE	1 1 1	-11 -4 -3		1 1 1		1 1 1		ns	2.0 4.5 6.0	Fig. 7	

74HC/HCT4515

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A <sub>n</sub>	0.65
LE	1.40
E	1.00

# **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				•	Г <sub>ать</sub> (	°C)				1	TEST CONDITIONS
0)/48001	242445752				74HC	Т	LIBUT	.,	WAVEFORMS		
SYMBOL	PARAMETER		+25		<b>-40</b> 1	to +85	-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Q}_n$		30	55		69		83	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to $\overline{\Omega}_n$		29	50		63		75	ns	4.5	Fig. 6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E to Q <sub>n</sub>		18	40		50		60	ns	4.5	Fig. 6
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>W</sub>	latch enable pulse width HIGH	16	3		20		24		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	18	9		23		27		ns	4.5	Fig. 7
t <sub>h</sub>	hold time A <sub>n</sub> to LE	3	-2		3		3		ns	4.5	Fig. 7

# 4-to-16 Line Decoder/Demultiplexer with Input Latches

# 74HC/HCT4515

#### **AC WAVEFORMS**




Fig. 6 Waveforms showing the input  $(A_n,$  LE,  $\overline{E})$  to output  $(\overline{Q}_n)$  propagation delays and the output transition times.

# LE INPUT V<sub>M</sub>(1) V<sub>M</sub>(1) V<sub>M</sub>(1) 7293904

Fig. 7 Waveforms showing the minimum pulse width of the latch enable input (LE) and the set-up and hold times for LE to  $A_{\Pi}$ . Set-up and hold times are shown as positive values but may be specified as negative values.

#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

#### Note to Fig. 7

The shaded areas indicate when the input is permitted to change for predictable output performance.

# Signetics

# **74HC/HCT4516**Binary Up/Down Counter

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4516 are high-speed Si-gate CMOS devices and are pin compatible with the "4516" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4516 are edge-triggered synchronous up/down 4-bit binary counters with a clock input (CP), an up/down count control input (UP/ $\overline{DN}$ ), an active LOW count enable input ( $\overline{CE}$ ), an asynchronous active HIGH parallel load input (PL), four parallel inputs ( $D_0$  to  $D_3$ ), four parallel outputs ( $D_0$  to  $D_3$ ), an active LOW terminal count output ( $D_0$ ), and an overriding asynchronous master reset input (MR).

Information on  $D_0$  to  $D_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL and  $\overline{CE}$  are LOW, the counter changes on the LOW-to-HIGH transition of CP. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $Q_0$  to  $Q_3$  are HIGH and  $\overline{CE}$  is LOW when  $Q_0$  to  $Q_3$  and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter ( $Q_0$  to  $Q_3$  = = LOW) independent of all other input conditions.

Logic equation for terminal count:

$$\begin{split} \overline{\mathsf{TC}} &= \overline{\overline{\mathsf{CE}}} \; . \; \left\{ \; (\mathsf{UP}/\overline{\mathsf{DN}}) \; . \; \Omega_0 \; . \; \Omega_1 \; . \; \Omega_2 \; . \; \Omega_3 \; + \right. \\ & \left. \; + \; (\overline{\mathsf{UP}/\overline{\mathsf{DN}}}) \; . \; \overline{\mathsf{Q}}_0 \; . \; \overline{\mathsf{Q}}_1 \; . \; \overline{\mathsf{Q}}_2 \; . \; \overline{\mathsf{Q}}_3 \; \right\} \end{split}$$

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	Olviii	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	19	19	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	45	45	MHz	
Cl	input capacitance		3.5	3.5	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT4516N: 16-pin plastic DIP; NJ1 package 74HC / HCT4516D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1 4, 12, 13, 3	PL D <sub>0</sub> to D <sub>3</sub>	parallel load input (active HIGH) parallel inputs
5	CE	count enable input (active LOW)
6, 11, 14, 2	Q <sub>0</sub> to Q <sub>3</sub>	parallel outputs
7	TC	terminal count output (active LOW)
8	GND	ground (0 V)
9	MR	asynchronous master reset input (active HIGH)
10	UP/DN	up/down control input
15	CP	clock input (LOW-to-HIGH, edge-triggered)
16	Vcc	positive supply voltage

# Binary Up/Down Counter

# 74HC/HCT4516



# **FUNCTION TABLE**

PL	UP/DN	CE	СР	MODE
Н	×	Х	Х	parallel load
L	X	H	X	no change
L	L	L	<b>†</b>	count down
L	Н	L	<b>↑</b>	count up
X	X	X	X	reset
	PL H L L	PL UP/DN  H X L X L L H X X X	H X X	H X X X

H = HIGH voltage level

L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

# **Signetics**

# 74HC/HCT4518 Dual Synchronous BCD Counter

Product Specification

#### **HCMOS Products**

#### **FEATURES**

Output capability: standard

I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT4518 are high-speed Si-gate CMOS devices and are pin compatible with the "4518" of the "4008" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4518 are dual 4-bit internally synchronous BCD counters with an active HIGH clock input ( $nCP_0$ ) and an active LOW clock input ( $nCP_1$ ), buffered outputs from all four bit positions ( $nQ_0$  to  $nQ_3$ ) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOW-to-HIGH transition of nCP0 if nCP1 is HIGH or the HIGH-to-LOW transition of nCP1 if nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on nMR resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1.

#### **APPLICATIONS**

- Multistage synchronous counting
- Multistage asynchronous counting
- Frequency dividers

SYMBOL	PARAMETER	CONDITIONS	TYF	UNIT		
31WBOL	PARAMETER	CONDITIONS	нс	нст	ONT	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagati <u>on</u> delay nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>		22	24	ns	
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	13	14	ns	
f <sub>max</sub>	maximum clock frequency		67	55	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	27	27	pF	

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

 $PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$  where:

A P O D A CCC A 11 - 2 (OE A CCC A 10) WHO IS

 $f_i$  = input frequency in MHz  $C_L$  = output load capacitance in pF

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$ 

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4518N: 16-pin plastic DIP; NJ1 package 74HC / HCT4518D: 16-pin SO-16; DJ1 package


 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1,9	1CP <sub>0</sub> , 2CP <sub>0</sub>	clock inputs (LOW-to-HIGH, edge-triggered)
2, 10	1CP <sub>1</sub> , 2CP <sub>1</sub>	clock inputs (HIGH-to-LOW, edge-triggered)
3, 4, 5, 6	10 <sub>0</sub> to 10 <sub>3</sub>	data outputs
7, 15	1MR, 2MR	asynchronous master reset inputs (active HIGH)
8	GND	ground (0 V)
11, 12, 13, 14	20 <sub>0</sub> to 20 <sub>3</sub>	data outputs
16	Vcc	positive supply voltage

# **Dual Synchronous BCD Counter**


# 74HC/HCT4518







# 74HC/HCT4518



### **FUNCTION TABLE**

nCP <sub>0</sub>	nCP <sub>1</sub>	MR	MODE
↑ L ↓ X ↑ H	H ↓ X ↑ L ↓ X	LLLLLH	counter advances counter advances no change no change no change no change to do to \$\Omega_0\$ to \$\Omega_0\$ to \$\Omega_0\$ = LOW


H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

↓ = HIGH-to-LOW clock transition





# 74HC/HCT4518

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub>	(°C)			TEST CONDITIO			
SYMBOL	PARAMETER	74HC								,,	WANTEODMO	
STWIDOL	FANAMETER		+2	5	-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>		72 26 21	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 8	
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 9	
tW	clock pulse width HIGH or LOW	80 16 14	25 9 7		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
tW	master reset pulse width HIGH	120 24 20	39 14 11		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> rem	removal time nMR to nCP <sub>0</sub> , nCP <sub>1</sub>	0 0 0	-36 -13 -10		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time nCP <sub>1</sub> to nCP <sub>0</sub> ; nCP <sub>0</sub> to nCP <sub>1</sub>	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	6.0 30 35	20 61 73		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 8	

# 74HC/HCT4518

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nCP <sub>0</sub> , nCP <sub>1</sub>	0.30 1.50


### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


	T <sub>amb</sub> (°C)							_		TEST CONDITIONS		
SYMBOL	PARAMETER				74H	СТ	UNIT		WAVEFORMS			
STIVIBUL	PARAMETER	+25		-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nCP0, nCP1 to nQn		28	53		66		80	ns	4.5	Fig. 9	
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>		17	35		44		53	ns	4.5	Fig. 8	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 9	
tw	clock pulse width HIGH or LOW	20	11		25		30		ns	4.5	Fig. 8	
tw	master reset pulse width HIGH	20	11		25		30		ns	4.5	Fig. 8	
<sup>t</sup> rem	removal time nMR to nCP <sub>0</sub> , nCP <sub>1</sub>	0	-11		0		0		ns	4.5	Fig. 8	
t <sub>su</sub>	set-up time nCP1 to nCP0; nCP0 to nCP1	16	5		20		24		ns	4.5	Fig. 7	
f <sub>max</sub>	maximum clock pulse frequency nCP <sub>0</sub> , nCP <sub>1</sub>	25	50		20		17		MHz	4.5	Fig. 8	

# 74HC/HCT4518

### **AC WAVEFORMS**







### Note to Fig. 8 and Fig. 9

### Conditions:

 $n\overline{CP}_1$  =HIGH while nCP0 is triggered on a LOW-to-HIGH transition and nCP0 = LOW , while nCP1 is triggered on a HIGH-to-LOW transition.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_I = GND$  to 3 V.

# Signetics

# 74HC/HCT4520 **Dual 4-Bit Synchronous Binary Counter**

**Product Specification** 

### **HCMOS Products**

#### **FEATURES**

Output capability: standard

ICC category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT4520 are high-speed Si-gate CMOS devices and are pin compatible with the "4520" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4520 are dual 4-bit internally synchronous binary counters with an active HIGH clock input (nCP<sub>0</sub>) and an active LOW clock input (nCP1), buffered outputs from all four bit positions (nQ<sub>0</sub> to nQ<sub>3</sub>) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOWto-HIGH transition of nCP0 if nCP1 is HIGH or the HIGH-to-LOW transition of nCP1 if nCP0 is LOW. Either nCP0 or nCP<sub>1</sub> may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on nMR resets the counter  $(nQ_0 \text{ to } nQ_3 = LOW)$  independent of  $nCP_0$  and  $nCP_1$ .

### APPLICATIONS

- Multistage synchronous counting
- Multistage asynchronous counting
- Frequency dividers

CVMDOL	DADAMETED	CONDITIONS	TYF	PICAL	UNIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст		
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagati <u>on</u> delay nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>		24	28	ns	
tPHL	propagation delay nMR to nQ <sub>n</sub>	$C_L = 15 pF$ $V_{CC} = 5 V$	13	14	ns	
f <sub>max</sub>	maximum clock frequency		66	64	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	29	29	pF	

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x  $VCC^2$  x f<sub>1</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>0</sub>) where:

CL = output load capacitance in pF fi = input frequency in MHz

VCC = supply voltage in V fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub> For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4520N: 16-pin plastic DIP; NJ1 package 74HC / HCT4520D: 16-pin SO-16; DJ1 package


### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1CP <sub>0</sub> , 2CP <sub>0</sub>	clock inputs (LOW-to-HIGH, edge-triggered)
2, 10	1CP <sub>1</sub> , 2CP <sub>1</sub>	clock inputs (HIGH-to-LOW, edge-triggered)
3, 4, 5, 6	10 <sub>0</sub> to 10 <sub>3</sub>	data outputs
7, 15	1MR, 2MR	asynchronous master reset inputs (active HIGH)
8	GND	ground (0 V)
11, 12, 13, 14	2Q <sub>0</sub> to 2Q <sub>3</sub>	data outputs
16	Vcc	positive supply voltage


# 7

# **Dual 4-Bit Synchronous Binary Counter**


# 74HC/HCT4520







# 74HC/HCT4520



### **FUNCTION TABLE**

nCP <sub>0</sub>	nCP <sub>1</sub>	MR	MODE
↑ L ↓ X ↑ H X	H ↓ X ↑ L ↓ X	LLLLLH	counter advances counter advances no change no change no change no change


H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

↓ = HIGH-to-LOW clock transition





# 74HC/HCT4520

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)						TEST CONDITIONS			
		74HC									
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay nCP <sub>0</sub> to nQ <sub>n</sub>		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 8
tPHL/ tPLH	propagation delay nCP1 to nΩ <sub>n</sub>		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig. 8
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 9
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 8
tW	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
tw	master reset pulse width HIGH	120 24 20	39 14 11		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 7
<sup>t</sup> rem	removal time nMR to nCP <sub>0</sub> , nCP <sub>1</sub>	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time nCP1 to nCP0, nCP0 to nCP1	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	20 60 71		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 7

# 74HC/HCT4520

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nCP <sub>0</sub> , nCP <sub>1</sub>	0.30
nMR	1.50


### **AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_1 = 50 \text{ pF}$ 


		T <sub>amb</sub> (°C)								Т	EST CONDITIONS	
SYMBOL	DADAMETED				74H	СТ						
STIVIBUL	PARAMETER		+2	5	-40 to +85 -4		-40 t	o +125	UNIT	v <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay nCP <sub>0</sub> to nQ <sub>n</sub>		30	53		66		80	ns	4.5	Fig. 8	
tPHL/ tPLH	propagation delay nCP <sub>1</sub> to nQ <sub>n</sub>		32	53		66		80	ns	4.5	Fig. 8	
<sup>t</sup> PHL	propagation delay nMR to nQ <sub>n</sub>		17	35		44		53	ns	4.5	Fig. 9	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		7	15		19		22	ns	4.5	Fig. 8	
tw	clock pulse width HIGH or LOW	20	13		25		30		ns	4.5	Fig. 7	
tw	master reset pulse width HIGH	20	12		25		30		ns	4.5	Fig. 7	
t <sub>rem</sub>	removal time nMR to nCP <sub>0</sub> , nCP <sub>1</sub>	0	-9		0		0		ns	4.5	Fig. 7	
t <sub>su</sub>	set-up time nCP <sub>1</sub> to nCP <sub>0</sub> , nCP <sub>0</sub> to nCP <sub>1</sub>	16	5		20		24		ns	4.5	Fig. 8	
f <sub>max</sub>	maximum clock pulse frequency	25	58		20		17		MHz	4.5	Fig. 7	

# 74HC/HCT4520

### **AC WAVEFORMS**







### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# Dual Retriggerable Precision Monostable Multivibrator

**Objective Specification** 

74HC/HCT4538

### **HCMOS Products**

### **FEATURES**

- Separate reset inputs
- Triggering from leading or trailing edge
- Output capability: standard
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT4538 are high-speed Si-gate CMOS devices and are pin compatible with "4538" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4538 are dual retriggerable-resettable monostable multivibrators. Each multivibrator has an active LOW trigger/retrigger input  $(n\overline{A}_0)$ , an active HIGH trigger/retrigger input  $(nA_1)$ , an overriding active LOW direct reset input  $(n\overline{R}_D)$ , an output (nQ) and its complement  $(n\overline{Q})$ , and two pins  $(nC_{TC}$  and  $nRC_{TC})$  for connecting the external timing components  $C_t$  and  $R_t$ . Typical pulse width variation over temperature range is  $\pm$  0.2%.

The "4538" may be triggered by either the positive or the negative edges of the input pulse. The duration and accuracy of the output pulse are determined by the external timing components  $C_t$  and  $R_t$ . The output pulse width (T) is equal to 0.7 x  $R_t$  x  $C_t$ . The linear design techniques guarantee precise control of the output pulse width.

A LOW level at  $n\overline{R}_D$  terminates the output pulse immediately. The minimum reset pulse width depends on the value of the external timing capacitor  $C_{\text{f}}$ .

Schmitt-trigger action in the trigger inputs makes the circuit highly tolerant to slower rise and fall times.

SYMBOL PA	PARAMETER	CONDITIONS	TYP	UNIT	
	PANAMETER	CONDITIONS	нс	нст	
tpHL/ tpLH	propagation delay $n\overline{A}_0$ , $nA_1$ to $nQ$ , $n\overline{Q}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	23	25	ns
CI	input capacitance		3.5	3.5	pF
СРД	power dissipation capacitance per multivibrator	notes 1 and 2	_	_	pF

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

TO OFD A VCC A 11 / 2 YOL A VCC A 10/ Where.

f<sub>1</sub> = input frequency in MHz

C<sub>L</sub> = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>1</sub> × V<sub>CC</sub><sup>2</sup> ×  $f_0$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4538N: 16-pin plastic DIP; NJ1 package 74HC / HCT4538D: 16-pin SO-16; DJ1 package

### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1C <sub>TC</sub> , 2C <sub>TC</sub>	external capacitor connections
2, 14	1RCTC,2RCTC	external resistor/capacitor connections
3, 13	1RD, 2RD	direct reset inputs (active LOW)
4, 12	1A <sub>1</sub> , 2A <sub>1</sub>	trigger inputs (LOW-to-HIGH, edge-triggered)
5, 11	1Ā <sub>0</sub> , 2Ā <sub>0</sub>	trigger inputs (HIGH-to-LOW, edge-triggered)
6, 10	10, 20	pulse outputs
7, 9	1 <del>0</del> , 2 <del>0</del>	complementary pulse outputs
8	GND	ground (0 V)
16	V <sub>CC</sub>	positive supply voltage


January 1986 7–748


# 7

# Dual Retriggerable Precision Monostable Multivibrator

# 74HC/HCT4538







# 74HC/HCT4538





Fig. 4 Functional diagram.



(1) Connect C<sub>TC</sub> (pins 1 and 15) to GND (pin 8).

Fig. 5 Connection of the external timing components  $\boldsymbol{R}_{t}$  and  $\boldsymbol{C}_{t}.$ 


### **FUNCTION TABLE**


	INPUTS		OUTPUTS				
nĀ <sub>0</sub>	nA <sub>1</sub>	nQ	nΩ				
↓ H X	L ↑ X	H H L	<u>,</u>	15 11			

H = HIGH voltage level
L = LOW voltage level
K = don't care

↑ = LOW-to-HIGH transition ↓ = HIGH-to-LOW transition \_ = one HIGH level output pulse

= one LOW level output pulse





January 1986 7–750

# 74HC/HCT4538

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					r <sub>amb</sub> ('	C)				TEST CONDITIONS		
0.440.01	2.2.445752				74H0	;					o Tues	
SYMBOL	PARAMETER	+25			-40 to +85 -40 t			+125	UNIT	VCC	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PLH	propagation delay nÃ <sub>0</sub> , nA <sub>1</sub> to nQ			250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL	propagation delay nĀ <sub>0</sub> , nA <sub>1</sub> to nQ			225 45 38		280 56 48		340 68 58	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL	propagation delay nR <sub>D</sub> to nQ			200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PLH	propagation delay $n\overline{R}_D$ to $n\overline{Q}$			250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Fig. 8	
t <sub>THL</sub> / tTLH	output transition time			75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 8	
t <sub>W</sub>	nĀ <sub>0</sub> pulse width LOW	80 16 14			100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>W</sub>	nA <sub>1</sub> pulse width HIGH	80 16 14			100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>W</sub>	nR <sub>D</sub> pulse width LOW	80 16 14			100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>W</sub>	nQ, n\(\overline{Q}\) pulse width HIGH or LOW	0.63	0.70	0.77	0.602	0.798	0.595	0.805	ns	5.0	Fig. 8; $R_t = 10 \text{ k}\Omega$ ; $C_t = 0.1 \mu\text{F}$	
<sup>t</sup> rem	removal time RD to nA0, nA1	0 0 0			0 0 0	١.	0 0 0		ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> rt	retrigger time nĀ <sub>0</sub> , nA <sub>1</sub>	_			=		_		ns	2.0 4.5 6.0	Fig. 8	

74HC/HCT4538

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nĀ₀, nA₁	0.50
nR̄̀D	0.65

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

-				-	Γ <sub>amb</sub> (°	C)				-	TEST CONDITIONS
SYMBOL	PARAMETER				74HC	Т	UNIT		OTHER		
STIVIBUL	TANAMETER	+25			-40 to +85		-40 to +125		ONT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PLH	propagation delay nA <sub>0</sub> , nA <sub>1</sub> to nQ			60		75		90	ns	4.5	Fig. 8
<sup>t</sup> PHL	propagation delay nA <sub>0</sub> , nA <sub>1</sub> to nQ			55		69		83	ns	4.5	Fig. 8
<sup>t</sup> PHL	propagation delay nRD to nQ			40		50		60	ns	4.5	Fig. 8
<sup>t</sup> PLH	propagation delay nRD to nQ			50		63		75	ns	4.5	Fig. 8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time			15		19		21	ns	4.5	Fig. 8
t <sub>W</sub>	nA <sub>0</sub> , nA <sub>1</sub> pulse width LOW	16			20		24		ns	4.5	Fig. 8
t <sub>W</sub>	nRD pulse width LOW	20			25		30		ns	4.5	Fig. 8
t <sub>W</sub>	nQ, nQ pulse width HIGH or LOW	0.63	0.70	0.77	0.602	0.798	0.595	0.805	ns	5.0	Fig. 8; R <sub>t</sub> = 10 kΩ; C <sub>t</sub> = 0.1 μF
<sup>t</sup> rem	removal time $\overline{R}_D$ to $n\overline{A}_0$ , $nA_1$	0			0		0		ns	4.5	Fig. 8
t <sub>rt</sub>	retrigger time nA <sub>0</sub> , nA <sub>1</sub>	-			-		_		ns	4.5	Fig. 8

# 74HC/HCT4538

### **AC WAVEFORMS**




Fig. 8 Waveforms showing the input  $(nA_1, n\overline{A}_0, n\overline{R}_D)$  to output  $(nQ, n\overline{Q})$  propagation delays, the output transition times, the input and output pulse widths, the removal time from direct reset  $(n\overline{R}_D)$  to input  $(nA_1, n\overline{A}_0)$ , and the input retrigger time.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT4543 BCD to 7-Segment Latch/Decoder/Driver for LCDs

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Latch storage of BCD inputs
- Blanking inputs
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT4543 are high-speed Si-gate CMOS devices and are pin compatible with "4543" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT4543 are BCD to 7-segment latch/decoder/drivers for liquid crystal displays. They have four address inputs (D0 to D3), an active HIGH latch disable input (LD), an active HIGH blanking input (BI), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qa).

The "4543" provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder driver. The "4543" can invert the logic levels of the output combination. The phase (PH), blanking (BI) and latch disable (LD) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.

For liquid crystal displays a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the "4543" are directly connected to the segments of the liquid crystal.

aveno.	DADAMETED	CONDITIONS	TYF			
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
tpHL/ tpLH	propagation delay D <sub>n</sub> to Q <sub>n</sub> LD to Q <sub>n</sub> BI to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	29 32 20	33 31 28	ns ns ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	42	42	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Note

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>o</sub>) where:

$$\Sigma$$
 (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>0</sub>) = sum of outputs  
2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is 
$$V_I = GND$$
 to  $V_{CC} = 1.5 \text{ V}$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT4543N: 16-pin plastic DIP; NJ1 package 74HC / HCT4543D: 16-pin SO-16; DJ1 package


### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD ·	latch disable input (active HIGH)
5, 3, 2, 4	D <sub>0</sub> to D <sub>3</sub>	address (data) inputs
6	PH	phase input (active HIGH)
7	ВІ	blanking input (active HIGH)
8	GND	ground (0 V)
9, 10, 11, 12 13, 15, 14	Q <sub>a</sub> to Q <sub>g</sub>	segment outputs
16	Vcc	positive supply voltage


# 7

# BCD to 7-Segment Latch/Decoder/Driver for LCDs


# 74HC/HCT4543








# 74HC/HCT4543





### **APPLICATIONS**


- Driving LCD displays
- **Driving fluorescent displays**
- Driving incandescent displays
- Driving gas discharge displays


### **FUNCTION TABLE**

		IN	IPUTS	S					O	UTPU	TS	-		DISPLAY
LD	ВІ	РН*	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Qa	$o_b$	$\sigma^{c}$	$\sigma_{d}$	Qe	Qf	$Q_g$	
х	Н	L	х	Х	х	х	L	L	L	L	L	L	L	blank
H H H		L L L			L H H	L H L	H H H	H H H	HHHH	H	H L H L	H L L	L H H	0 1 2 3
H H H	L L L	L L L	L L L	HHH	L H H	L H L	L H H	H L H	HHH	L H H L	LLHL	H H L	H H H L	4 5 6 7
H H H	L L L	L L L	H H H	L L L	L H H	Ь Н . L Н	H H L	H H L	H H L	H H L	HLLL	H H L	H H L	8 9 blank blank
H H H	LLL	L L L	H H H	H H H	L H H	H L H	L L L	L L L	L L L	L L L	L L L	L L L	L L L	blank blank blank blank
L	L	L	X	Х	X	Х		<u> </u>		**				**
as abo	ove	н		as al	bove				inver	se of a	bove			as above

- For liquid crystal displays, apply a square-wave to PH.
- Depends upon the BCD-code previously applied when LD = HIGH.
- H = HIGH voltage level L = LOW voltage level
- X = don't care

# 74HC/HCT4543





### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134). For RATINGS see chapter "HCMOS family characteristics", section "Family specifications", standard outputs.

74HC/HCT4543

### DC CHARACTERISTICS FOR 74HC

Output capability: non-standard

ICC category: MSI

Voltages are referenced to GND (ground = 0 V)

				7	「amb(°	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74H0	>			UNIT	Vcc	Vi	OTHER	
O TIMBOL	TANAMETEN	+25			-40 to +85		-40 to +125			V	• 1	OTHER	
		min.	typ.	max.	min.	max.	min.	max.	,				
VIH	HIGH level_input voltage	1.5 3.15 4.2	1.2 2.4 3.1		1.5 3.15 4.2		1.5 3.15 4.2		V	2.0 4.5 6.0			
VIL	LOW level input voltage		0.7 1.8 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	v	2.0 4.5 6.0			
Vон	HIGH level output voltage	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	VIH or VIL	-I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA -I <sub>O</sub> = 20 μA	
Vон	HIGH level output voltage	3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	VIH or VIL	-I <sub>O</sub> = 1.0 mA -I <sub>O</sub> = 1.3 mA	
VoL	LOW level output voltage		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	VIH or VIL	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA	
VoL	LOW level output voltage		0.15 0.16			0.33 0.33		0.4 0.4	V	4.5 6.0	VIH or VIL	I <sub>O</sub> = 1.0 mA I <sub>O</sub> = 1.3 mA	
±lj	input leakage current			0.1		1.0		1.0	μΑ	6.0	VCC or GND		
Icc	quiescent supply current			8.0		80.0		160.0	μА	6.0	VCC or GND	IO = 0	

# 74HC/HCT4543

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (	°C)			!	TEST CONDITIONS		
SYMBOL	PARAMETER				74H0	2			UNIT	Vcc	WAVEFORMS	
OT MIDGE		+25			-40 to +85		-40 to +125		Oiti	VCC	WAVEIONING	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		91 33 26	340 68 58		425 85 72		510 102 87	ns	2.0 4.5 6.0	Fig. 12	
tPHL/ tPLH	propagation delay LD to Q <sub>n</sub>		102 37 30	370 74 63		465 93 79		555 111 94	ns	2.0 4.5 6.0	Fig. 13	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay BI to Ω <sub>n</sub>		66 24 19	265 53 45		330 66 56		495 99 84	ns	2.0 4.5 6.0	Fig. 14	
t <sub>PHL</sub> /	propagation delay PH to Q <sub>n</sub>		55 20 16	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0		
t <sub>THL</sub> / tTLH	output transition time		63 23 18	250 50 43		315 63 54		375 75 64	ns	2.0 4.5 6.0	Figs 12, 13 and 14	
t <sub>W</sub>	LD pulse width HIGH or LOW	50 10 9	11 4 3		65 13 11		75 15 13	v	ns	2.0 4.5 6.0	Fig. 13	
t <sub>Su</sub>	set-up time D <sub>n</sub> to LD	60 12 10	8 3 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig. 15	
t <sub>h</sub>	hold time D <sub>n</sub> to LD	30 6 5	3 1 1		40 8 7		45 9 8		ns	2.0 4.5 6.0	Fig. 15	

74HC/HCT4543

### DC CHARACTERISTICS FOR 74HCT

Output capability: non-standard

ICC category: MSI

Voltages are referenced to GND (ground = 0 V)

				1	amb (°	C)				7	EST CO	NDITIONS
SYMBOL	PARAMETER				74HC	Т			UNIT	Vcc	Vı	OTHER
STIMBUL	PARAMETER	+25			-40	-40 to +85		-40 to +125		VCC	۷۱	OTTIEN
		min.	typ.	max.	min.	max.	min.	max.				
ViH	HIGH level input voltage	2.0	1.6		2.0		2.0		v	4.5 to 5.5		
VIL	LOW level input voltage		1.2	0.8		0.8		0.8	V	4.5 to 5.5		
Voн	HIGH level output voltage	4.4	4.5		4.4		4.4		v	4.5	VIH or VIL	-I <sub>O</sub> = 20 μA
VoH	HIGH level output voltage	3.98	4.32		3.84		3.7		V	4.5	VIH or VIL	−IO = 1.0 mA
VOL	LOW level output voltage		0	0.1		0.1		0.1	V	4.5	VIH or VIL	ΙΟ = 20 μΑ
VoL	LOW level output voltage		0.15	0.26		0.33		0.4	٧	4.5	VIH or VIL	I <sub>O</sub> = 1.0 mA
±11	input leakage current			0.1		1.0		1.0	μА	5.5	V <sub>CC</sub> or GND	
Icc	quiescent supply current			8.0		80.0		160.0	μΑ	5.5	VCC or GND	IO = 0
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0

### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given here. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>0</sub> , D <sub>1</sub> , D <sub>2</sub>	1.00
D <sub>3</sub>	0.50
BI	0.50
LD	1.50
PH	1.25

# 74HC/HCT4543


### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


				•	T <sub>amb</sub> (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	Т			WAVEFORMS			
STIMBUL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORIVIS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		38	80		100		120	ns	4.5	Fig. 12	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay LD to Q <sub>n</sub>		36	68		85		102	ns	4.5	Fig. 13	
tPHL/ tPLH	propagation delay BI to Q <sub>n</sub>		32	66		83		125	ns	4.5	Fig. 14	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PH to Ω <sub>n</sub>		24	66		83		125	ns	4.5		
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		23	50		63		75	ns	4.5	Figs 12, 13 and 14	
tW	LD pulse width HIGH or LOW	10	3		13		15		ns	4.5	Fig. 13	
t <sub>su</sub>	set-up time D <sub>n</sub> to LD	12	4		15		18		ns	4.5	Fig. 15	
t <sub>h</sub>	hold time D <sub>n</sub> to LD	8	2		10		12		ns	4.5	Fig. 15	


# 74HC/HCT4543

### **APPLICATION DIAGRAMS**









# 74HC/HCT4543

### **AC WAVEFORMS**




Fig. 12 Waveforms showing the address input  $(D_n)$  to output  $(Q_n)$  propagation delays and the output transition times.




Fig. 13 Waveforms showing the latch disable input (LD) to output  $(\Omega_n)$  propagation delays and the output transition times.




Fig. 14 Waveforms showing the blanking (BI) to output  $(\Omega_n)$  propagation delays and the output transition times.




Fig. 15 Waveforms showing the address  $(D_n)$  to latch disable (LD) input set-up and hold times.

### Note to Fig. 15

The shaded areas indicate when the input is permitted to change for predictable output performance.

### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT7030 9-Bit × 64-Word FIFO Register

**Objective Specification** 

### **HCMOS Products**

### **FEATURES**

- Synchronous or asynchronous operation
- 3-state outputs
- Master-reset input to clear data and control functions
- 25 MHz (typ.) shift-in, shift-out rates with flags
- 40 MHz (typ.) burst-in, burst-out rates without flags
- Cascadable to 25 MHz (typ.)
- Readily expandable in word and bit dimensions
- Pinning arranged for easy board layout: input pins directly opposite output pins
- Output capability: standard
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT7030 are high-speed Si-gate CMOS devices specified in compliance with JEDEC standard no. 7.

The 74HC/HCT7030 is an expandable, First-In First-Out (FIFO) memory organized as 64 words by 9 bits. A 25 MHz data-rate makes it ideal for high-speed applications. Burst data-rates of 40 MHz can be obtained in applications where the status flags are not used.

With separate controls for shift-in (SI) and shift-out (SO), reading and writing operations are completely independent, allowing synchronous and asynchronous data transfers. Additional controls include a master-reset input ( $\overline{\text{ME}}$ ) and an output enable input ( $\overline{\text{OE}}$ ). Flags for data-in-ready (DIR) and data-out-ready (DOR) indicate the status of the device.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	TYPICAL			
STINIBUL	FANAMETEN	CONDITIONS	нс	нст	UNIT		
t <sub>PHL</sub> /	propagation delay SI, SO to DIR, DOR	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	14	16	ns		
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	40	40	MHz		
Cl	input capacitance		3.5	3.5	pF		

GND = 0 V;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $t_r = t_f = 6 \, \text{ns}$ 

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT7030N: 28-pin plastic DIP; NQ3 package 74HC / HCT7030D: 28-pin SOL-28; DQ2 package

### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 14	GND	ground (0 V) (all pins must be connected)
3.	DIR	data-in-ready output
4	SI	shift-in input (active HIGH)
5, 6, 7, 8, 9, 10, 11, 12, 13	D <sub>0</sub> to D <sub>8</sub>	parallel data inputs
15	ŌĒ	output enable input (active LOW)
24, 23, 22, 21, 20, 19, 18, 17, 16	Ω <sub>0</sub> to Ω <sub>8</sub>	3-state parallel data outputs
25	DOR	data-out-ready output
26	SO	shift-out input (active HIGH)
27	MR	asynchronous master-reset input (active LOW)
28	Vcc	positive supply voltage


January 1986 7–764

# 7

# 9-Bit × 64-Word FIFO Register

# 74HC/HCT7030





Signetics HCMOS Products Objective Specification

# 9-Bit × 64-Word FIFO Register

### 74HC/HCT7030

### GENERAL DESCRIPTION (continued)

Devices can be interconnected easily to expand word and bit dimensions. All output pins are directly opposite the corresponding input pins thus simplifying board layout in expanded applications.

### INPUTS AND OUTPUTS

### Data inputs (Do to Da)

As there is no weighting of the inputs, any input can be assigned as the MSB. The size of the FIFO memory can be reduced from the 9 x 64 configuration, i.e. 8 x 64, 7 x 64, down to 1 x 64, by tying unused data input pins to  $V_{CC}$  or GND.

### Data outputs (Q<sub>0</sub> to Q<sub>8</sub>)

As there is no weighting of the outputs, any output can be assigned as the MSB. The size of the FIFO memory can be reduced from the  $9\times64$  configuration as described for data inputs. In a reduced format, the unused data output pins must be left open.

#### Master-reset (MR)

When  $\overline{\text{MR}}$  is LOW, all data and control functions within the FIFO are cleared, the data-in-ready (DIR) flag is set HIGH and the data-out-ready flag (DOR) is set LOW. The output stage remains in the state of the last word that was shifted out, or in the random state existing at

### Status flag outputs (DIR, DOR)

Indication of the status of the FIFO is given by two status flags, data-in-ready (DIR) and data-out-ready (DOR):

- DIR = HIGH indicates the input state is empty and ready to accept valid data;
- DIR = LOW indicates that the FIFO is full or that a previous shift-in operation is not complete;
- DOR = HIGH assures valid data is present at the outputs Q<sub>0</sub> to Q<sub>8</sub> (does not indicate that new data is awaiting transfer into the output stage):
- DOR = LOW indicates the output stage is busy or there is no valid data.

### Shift-in control (SI)

Data is loaded into the input stage on a LOW-to-HIGH transition of SI. A HIGH-to-LOW transition triggers an automatic data transfer process.

### Shift-out control (SO)

A LOW-to-HIGH transition of SO causes the DOR flag to go LOW. A HIGH-to-

LOW transition of SO causes upstream data to move into the output stage, and empty locations to move towards the input stage.

### Output enable (OE)

The outputs  $\Omega_0$  to  $\Omega_B$  are enabled when  $\overline{OE} = LOW$ . When  $\overline{OE} = HIGH$  the outputs are in the high impedance OFF-state.

### **FUNCTIONAL DESCRIPTION**

#### Data input

Following power-up, the master-reset  $(\overline{MR})$  input is pulsed LOW to clear the FIFO memory. The data-in-ready flag (DIR = HIGH) indicates that the FIFO input stage is empty and ready to receive data. When DIR is valid (HIGH), data present at D<sub>0</sub> to D<sub>8</sub> can be shifted-in using the SI control input. With SI = HIGH, data is shifted in to the input stage and a busy indication is given by DIR going LOW.

The data remains at the first location in the FIFO until SI is set to LOW. With SI = LOW the data moves through the FIFO to the output stage, or to the last empty location. If the FIFO is not full after the SI pulse, DIR again becomes valid (HIGH) to indicate that space is available in the FIFO. The DIR flag remains LOW if the FIFO is full.

With the FIFO full, SI can be held LOW until a shift-out (SO) pulse occurs. Then, following a shift-out of data, an empty location appears at the FIFO input and DIR goes HIGH to allow the next data to be shifted-in (this remains at the first FIFO location until SI again goes LOW).

### Data transfer

After data has been transferred from the input stage to the FIFO following SI = LOW, the data moves through the FIFO asynchronously and is stacked at the output end of the register. Empty locations appear at the input end of the FIFO as the data moves through the device.

### Data output

The data-out-ready flag (DOR = HIGH) indicates that there is valid data at the output ( $O_0$  to  $O_0$ ). The initial master-reset at power-on ( $\overline{MR}$  = LOW) sets DOR to LOW and clears the output stage. After  $\overline{MR}$  = HIGH, data shifted into the FIFO moves through to the output stage causing DOR to go HIGH.

As the DOR flag goes HIGH, data can be shifted-out using the SO control input. With SO = HIGH, data in the output stage is shifted out and a busy indication is given by DOR going LOW. When SO is

held LOW, data moves through the FIFO to fill the output stage and an empty location appears at the input stage. When the output stage is filled DOR goes HIGH, but if the last of the valid data has been shifted out leaving the FIFO empty the DOR flag remains LOW. With the FIFO empty, the last word that was shifted-out is latched at the output  $\Omega_{\Omega}$  to  $\Omega_{R}$ .

With the FIFO empty, the SO input can be held HIGH until the SI control input is used. Following an SI pulse, data moves through the FIFO to the output stage, resulting in the DOR flag going HIGH and a shift-out of data occurring. The SO control must be held LOW before additional data can be shifted out.

### High-speed burst mode

If it is assumed that the shift-in/shift-out pulses are not applied until the respective status flags are valid, it follows that the shift-in/shift-out rates are determined by the status flags. However, without the status flags a high-speed burst mode can be implemented. In this mode, the burst-in/burst-out rates are determined by the pulse widths of the shift-in/shift-out inputs and burst rates of 40 MHz can be obtained. Shift pulses can be applied without regard to the status flags but shift-in pulses that would overflow the storage capacity of the FIFO are not allowed.

### **Expanded format**

The "7030" is easily cascaded to increase the word capacity and no external components are needed. In the cascaded configuration, all necessary communications and timing are performed by the FIFOs themselves. The intercommunication speed is determined by the minimum flag pulse widths and the flag delays. The data rate of cascaded devices is typically 25 MHz. Word-capacity can be expanded to and beyond 128-words x 9-bits.

### **APPLICATIONS**

- High-speed disc or tape controller
- Video timebase correction
- A/D output buffers
- Voice synthesis
- Input/output formatter for digital filters and FFTs
- Bit-rate smoothing

January 1986 7–766

# **Signetics**

# 74HC/HCT7046A Phase-Locked Loop with Lock Detector

**Product Specification** 

### **HCMOS Products**

### **FEATURES**

- Low power consumption
- Centre frequency up to 17 MHz (typ.) at V<sub>CC</sub> = 4.5 V
- Choice of two phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop;
- Excellent VCO frequency linearity
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- Minimal frequency drift
- Operation power supply voltage range:

VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V

- Zero voltage offset due to op-amp buffering
- Output capability: standard
- I<sub>CC</sub> category: MSI

CVMDOL		CONDITIONS	TYP	UNIT	
STIVIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT
f <sub>o</sub>	VCO centre frequency	C1 = 40 pF R1 = 3 kΩ V <sub>CC</sub> = 5 V	18	18	MHz
Cl	input capacitance (pin 5)		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	note 1	-	-	_

 $GND = 0 V; T_{amb} = 25 °C$ 

#### Note 1

Applies to phase comparator section only (VCO disabled). For power dissipation of VCO and demodulator sections see Figs 20, 21 and 22.

### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT7046AN: 16-pin plastic DIP; NJ1 package 74HC / HCT7046AD: 16-pin SO-16; DJ1 package

### **GENERAL DESCRIPTION**

The 74HC/HCT7046 are high-speed Si-gate CMOS devices and are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT7046 are phase-locked-loop circuits that comprise a linear voltage-controlled oscillator (VCO) and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input.

A lock detector is provided and this gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 ( $C_{LD}$ ) and pin 8 (GND). For a frequency range of 100 kHz to 10 MHz the lock detector capacitor should be respectively 1000 pF to 10 pF.


The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the "7046" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.


(continued on next page)


### APPLICATIONS

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

# 74HC/HCT7046A








### 74HC/HCT7046A

### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	lock detector output (active HIGH)
2	PC1 <sub>OUT</sub>	phase comparator 1 output
3	COMPIN	comparator input
4	vco <sub>OUT</sub>	VCO output
5	INH	inhibit input
6	C1A	capacitor C1 connection A
7	C1 <sub>B</sub>	capacitor C1 connection B
8	GND	ground (0 V)
9	VCOIN	VCO input
10	DEMOUT	demodulator output
11	R <sub>1</sub>	resistor R1 connection
12	R <sub>2</sub>	resistor R2 connection
13	PC2 <sub>OUT</sub>	phase comparator 2 output
14	SIGIN	signal input
15	CLD	lock detector capacitor input
16	Vcc	positive supply voltage



# GENERAL DESCRIPTION (Cont'd) VCO

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1<sub>B</sub>) and one external resistor R1 (between R<sub>1</sub> and GND) or two external resistors R1 and R2 (between R<sub>1</sub> and GND, and R<sub>2</sub> and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (Rg) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

### Phase comparators

The signal input ( $SIG_{1N}$ ) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

### Phase comparator 1 (PC1)

This is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_1$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_1$ ) is suppressed, is:


$$V_{DEMOUT} = \frac{V_{CC}}{\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where  $\ensuremath{\text{V}_{DEMOUT}}$  is the demodulator output at pin 10;

V<sub>DEMOUT</sub> = V<sub>PC1OUT</sub> (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIG  $_{| N \rangle}$  and the comparator input (COMP  $_{| N \rangle}$ ) as shown in Fig. 6. The average of VDEMOUT is equal to 1/2 V $_{CC}$  when there is no signal

# 74HC/HCT7046A



or noise at  $SIG_{IN}$  and with this input the VCO oscillates at the centre frequency ( $f_0$ ). Typical waveforms for the PC1 loop locked at  $f_0$  are shown in Fig. 7.

The frequency capture range  $(2f_{\mathbb{C}})$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_{\mathbb{L}})$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.




Fig. 6 Phase comparator 1: average output voltage versus input phase difference:

VDEMOUT = VPC1OUT =  $\frac{V_{CC}}{\pi}(\phi_{SIGIN} - \phi_{COMPIN})$   $\phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN}).$ 




Fig. 7 Typical waveforms for PLL using phase comparator 1, loop locked at f<sub>0</sub>.

# 74HC/HCT7046A

### GENERAL DESCRIPTION (Cont'd)

#### Phase comparators (Cont'd)

Phase comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{1N}$  and  $COMP_{1N}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig. 5) where  $SIG_{1N}$  causes an up-count and  $COMP_{1N}$  a down-count. The transfer function of PC2, assuming ripple ( $f_{\Gamma}=f_{1}^{\ast}$ ) is suppressed, is:

 $V_{DEMOUT} = \frac{V_{CC}}{4\pi} (\phi_{SIGIN} - \phi_{COMPIN})$ 

where  $V_{\mbox{DEMOUT}}$  is the demodulator output at pin 10;

VDEMOUT = VPC2OUT (via low-pass filter)

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Fig. 8. Typical waveforms for the PC2 loop locked at  $f_{O}$  are shown in Fig. 9.

When the frequencies of SIG<sub>IN</sub> and COMP<sub>IN</sub> are equal but the phase of SIG<sub>IN</sub> leads that of COMP<sub>IN</sub>, the p-type output driver at PC2<sub>OUT</sub> is held "ON" for a time corresponding to the phase difference (\$\phi\_{DEMOUT}\$). When the phase of SIG<sub>IN</sub> lags that of COMP<sub>IN</sub>, the n-type driver is held "ON".

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the  $SIG_{IN}$  frequency is lower than the  $COMP_{IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the

voltage at the capacitor (C2) of the low-pass filter connected to PC2<sub>OUT</sub> varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIGIN and COMPIN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal inverse are "OFF" for most of the signal PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIGIN the VCO adjusts, via PC2, to its lowest frequency.




Fig. 8 Phase comparator 2: average output voltage versus input phase difference:

VDEMOUT = VPC2OUT =

 $\frac{V_{CC}}{4\pi}(\phi_{SIGIN} - \phi_{COMPIN})$ 

 $\phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN}).$ 




Fig. 9 Typical waveforms for PLL using phase comparator 2, loop locked at fo.

# 74HC/HCT7046A

### RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT

SYMBOL	PARAMETER		74HC			74HCT	-	UNIT	CONDITIONS
STIVIBUL		min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	3.0	5.0	6.0	4.5	5.0	5.5	V	
vcc	DC supply voltage if VCO section is not used	2.0	5.0	6.0	4.5	5.0	5.5	ν	
Vį	DC input voltage range	0		Vcc	0		Vcc	٧	
v <sub>O</sub>	DC output voltage range	0		Vcc	0		Vcc	٧	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	- 40		+125	- 40		+125	°C	CHARACTERISTICS
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times (pin 5)		6.0	1000 500 400		6.0	500	ns	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VCC	DC supply voltage	-0.5	+7	V	
±IIK	DC input diode current except C1 <sub>A</sub> , C1 <sub>B</sub>		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±IIK	DC input diode current C1 <sub>A</sub> , C1 <sub>B</sub>		10	mA	for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±10K	DC output diode current		20	mA	for $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$
±ΙΟ	DC output source or sink current		25	mA	for -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V
±ICC; ±IGND	DC V <sub>CC</sub> or GND current		50	mA	
T <sub>stg</sub>	storage temperature range	- 65	+150	°C	
P <sub>tot</sub>	power dissipation per package		500	mW	for temperature range: -40 to +125 °C 74HC/HCT above +70 °C: derate linearly with 8 mW/K
	plastic mini-pack (SO)	1	400	mW	above +70 °C: derate linearly with 6 mW/K

# 74HC/HCT7046A

### DC CHARACTERISTICS FOR 74HC

### Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

SYMBOL PARAMETER		T <sub>amb</sub> (°C)								1	TEST CONDITIONS	
	DADAMETED				74H	С			UNIT		OTHER	
	+25		-40	0 to +85 -40 to		-40 to +125		V <sub>CC</sub>	Omen			
		min.	typ.	max.	min.	max.	min.	max.				
Icc	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5, and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	

### Phase comparator section

Voltages are referenced to GND (ground = 0 V)

SYMBOL		T <sub>amb</sub> (°C)							TEST CONDITI			
					74H	C				JNIT V <sub>CC</sub>		OTHER
	PARAMETER		+25		-40	to +85	-40 t	o +125	UNII	VCC V	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.	}			
V <sub>IH</sub>	DC coupled HIGH level input voltage SIGIN, COMPIN	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		v	2.0 4.5 6.0		
VIL	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	v	2.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA
V <sub>ОН</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		V	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 4.0 mA - I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	VIH or VIL	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±II	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			3.0 7.0 18.0 30.0		4.0 9.0 23.0 38.0		5.0 11.0 27.0 45.0	μΑ	2.0 3.0 4.5 6.0	V <sub>CC</sub> or GND	
± I <sub>OZ</sub>	3-state OFF-state current PC2 <sub>OUT</sub>			0.5		5.0		10.0	μΑ	6.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND
Rį	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		800 250 150						kΩ	3.0 4.5 6.0	$V_1$ at self-bias operatin point; $\triangle V_1 = 0.5 V$ ; see Figs 10, 11 and 12	

### 74HC/HCT7046A

VCO section

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (	°C)				TEST C	ONDITIONS	
0) /1 en o i					74H0	т						OTHER
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	v <sub>cc</sub>	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.				,
V <sub>IH</sub>	HIGH level input voltage INH	2.0	1.6		2.0		2.0		v	4.5 to 5.5		
VIL	LOW level input voltage INH		1.2	0.8		0.8		0.8	v	4.5 to 5.5		
V <sub>OH</sub>	HIGH level output voltage VCOOUT	4.4	4.5		4.4		4.4		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage VCOOUT	3.98	4.32		3.84		3.7		V	4.5	VIH or VIL	- I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage VCOOUT		0	0.1		0.1		0.1	v	4.5	VIH or VIL	ΙΟ = 20 μΑ
VOL	LOW level output voltage VCOOUT		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40		0.47		0.54	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
±Iį	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND	
R1	resistor range	3.0		300					kΩ	4.5		note 1
R2	resistor range	3.0		300					kΩ	4.5		note 1
C1	capacitor range	40		no limit					pF	4.5		
VVCOIN	operating voltage range at VCO <sub>IN</sub>	0.9		3.2					v	4.5		over the range specified for R1; for linearity see Figs 18 and 19. Refer to note 2

#### Notes

1. The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . 2. The maximum operating voltage can be as high as  $V_{CC}-0.9$  V, however, this may result in an increased offset voltage.

## 74HC/HCT7046A

#### DC CHARACTERISTICS FOR 74HC (Cont'd)

#### Demodulator section

			T <sub>amb</sub> (°C)							TEST CONDITIONS		
OV44DOI	BARAMETER				74H0	т			UNIT	Vac	OTHER	
SYMBOL	PARAMETER		+25			-40 to +85		-40 to +125		V <sub>CC</sub>	OTHER .	
		min.	typ.	max.	min.	max.	min.	max.				
R <sub>S</sub>	resistor range	50		300					kΩ	4.5	at Rg $>$ 300 k $\Omega$ the leakage current can influence $^{ m V}_{ m DEMOUT}$	
V <sub>OFF</sub>	offset voltage VCO <sub>IN</sub> to VDEMOUT		±20						mV	4.5	V <sub>I</sub> = V <sub>VCOIN</sub> = 1/2 V <sub>CC</sub> ; values taken over R <sub>S</sub> range; see Fig. 13	
R <sub>D</sub>	dynamic output resistance at DEM <sub>OUT</sub>		25						Ω	4.5	V <sub>DEMOUT</sub> = 1/2 V <sub>CC</sub>	

## 74HC/HCT7046A

#### **AC CHARACTERISTICS FOR 74HC**

Phase comparator section

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				1	r <sub>amb</sub> (	°C)					FEST CONDITIONS
SYMBOL	PARAMETER				74H0	3			UNIT	V	OTHER
STMBUL	PARAMETER	+25			<b>-40</b> 1	to +85	-40 to +125		UNII	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay SIGIN, COMPIN to PC1 <sub>OUT</sub>		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 14
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 14
t <sub>PZH</sub> /	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		83 30 24	280 56 48		350 70 60		420 84 71.4	ns	2.0 4.5 6.0	Fig. 15
t <sub>PHZ</sub> /	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		99 36 29	325 65 55		405 81 69		490 98 83	ns	2.0 4.5 6.0	Fig. 15
V <sub>I(p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		0.05 0.05 0.05 0.05						v	2.0 3.0 4.5 6.0	f <sub>i</sub> = 1 MHz C <sub>L</sub> = 15 pF

#### VCO section

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

					Г <sub>ать</sub> (	°C)					TEST CONDITIONS
CVMDOL	PARAMETER				74H	С			UNIT	vcc	OTHER
SYMBOL	PANAMETEN	+25			-40 to +85		-40 t	o +125	Oiti	V	OTHER
		min.	typ.	max.	typ.	max.	min.	max.			
∆f/T	frequency stability with temperature change				0.20 0.15 0.14				%/K	3.0 4.5 6.0	$V_1 = V_{VCOIN} = 1/2 V_{CC};$ R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Fig. 16
f <sub>o</sub>	VCO centre frequency (duty factor = 50%)	3.0 11.0 13.0	10.0 17.0 21.0						MHz	3.0 4.5 6.0	V <sub>VCOIN</sub> = 1/2 V <sub>CC</sub> ; R1 = 3 kΩ; R2 = ∞; C1 = 40 pF; see Fig. 17
∆f∨co	VCO frequency linearity		1.0 0.4 0.3					,	%	3.0 4.5 6.0	R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Figs 18 and 19
δvco	duty factor at VCO <sub>OUT</sub>		50 50 50						%	3.0 4.5 6.0	

### 74HC/HCT7046A

#### DC CHARACTERISTICS FOR 74HCT

#### Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

				-	τ <sub>amb</sub> (	°C)				TEST CONDITIONS		
OVANDO!	BADAMETER				74H	т	UNIT	v	OTHER			
SYMBOL	PARAMETER	+25			-40 to +85		-40 t	o +125	UNII	V <sub>CC</sub>	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>I</sup> CC	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μА	6.0	pins 3, 5 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>I</sub> at pins 3 and 14 to be excluded	
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)  V <sub>J</sub> = V <sub>CC</sub> - 2.1 V		100	360		450		490	μΑ	4.5 to 5.5	pins 3 and 14 at V <sub>CC</sub> ; pin 9 at GND; I <sub>1</sub> at pins 3 and 14 to be excluded	

#### Note

1. The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given above. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
INH	1.00

## 74HC/HCT7046A

#### Phase comparator section

				-	Γ <sub>amb</sub> (	°C)				ONDITIONS		
SYMBOL	PARAMETER				74HC	т			UNIT	vcc	Vı	OTHER
STINIBUL	PARAWETER	+25			-40 t	to +85	-40 to +125		Oiti	V	•	0111211
		min.	typ.	max.	min.	max.	min.	max.				
VIH	DC coupled HIGH level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>	3,15	2.4						v	4.5		
VIL	DC coupled LOW level input voltage SIG <sub>IN</sub> , COMP <sub>IN</sub>		2.1	1.35					v	4.5		
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	4.4	4.5		4.4		4.4		v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage LD, PC <sub>nOUT</sub>	3.98	4.32		3.84		3.7		٧	4.5	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 4.0 mA
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	Ι <sub>Ο</sub> = 20 μΑ
V <sub>OL</sub>	LOW level output voltage LD, PC <sub>nOUT</sub>		0.15	0.26		0.33		0.4	v	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA
±IĮ	input leakage current SIG <sub>IN</sub> , COMP <sub>IN</sub>			30		38		45	μΑ	5.5	V <sub>CC</sub> or GND	
±IOZ	3-state OFF-state current PC2OUT		,	0.5		5.0		10.0	μА	5.5	VIH or VIL	VO = VCC or GND
RĮ	input resistance SIG <sub>IN</sub> , COMP <sub>IN</sub>		250						kΩ	4.5	point	self-bias operating $\triangle V_{\parallel} = 0.5 \text{ V};$ gs 10, 11 and 12

## 74HC/HCT7046A

#### DC CHARACTERISTICS FOR 74HCT (Cont'd)

#### VCO section

				-	Γ <sub>amb</sub> (	°C)		]	TEST CONDITIONS			
CVMDOL	DADAMETER				74H	С					.,	OTHER
SYMBOL	PARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	VI	OTHER
	,	min.	typ.	max.	min.	max.	min.	max.				
V <sub>IH</sub>	HIGH level input voltage INH	2.1 3.15 4.2	1.2 2.4 3.2		2.1 3.15 4.2		2.1 3.15 4.2		v	3.0 4.5 6.0		
VIL	LOW level input voltage INH		0.8 2.1 2.8	0.9 1.35 1.8		0.9 1.35 1.8		0.9 1.35 1.8	v	3.0 4.5 6.0		
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	2.9 4.4 5.9	3.0 4.5 6.0		2.9 4.4 5.9		2.9 4.4 5.9		v	3.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	- I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA - I <sub>O</sub> = 20 μA
V <sub>OH</sub>	HIGH level output voltage VCO <sub>OUT</sub>	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 4.0 mA -I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage VCOOUT		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA I <sub>O</sub> = 20 μA
V <sub>OL</sub>	LOW level output voltage VCOOUT		0.15 0.16			0.33 0.33		0.4 0.4	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
V <sub>OL</sub>	LOW level output voltage C1 <sub>A</sub> , C1 <sub>B</sub> (test purposes only)			0.40 0.40		0.47 0.47		0.54 0.54	v	4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA I <sub>O</sub> = 5.2 mA
±1į	input leakage current INH, VCO <sub>IN</sub>			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND	
R1	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1
R2	resistor range	3.0 3.0 3.0		300 300 300					kΩ	3.0 4.5 6.0		note 1
C1	capacitor range	40 40 40		no Iimit					pF	3.0 4.5 6.0		
V <sub>VCOIN</sub>	operating voltage range at VCO <sub>IN</sub>	0.9 0.9 0.9		1.9 3.2 4.6					v	3.0 4.5 6.0		over the range specified for R1; for linearity see Figs 18 and 19. Refer to note 2

<sup>1.</sup> The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . 2. The maximum operating voltage can be as high as  $V_{CC}-0.9$  V, however, this may result in an increased offset voltage.

## 74HC/HCT7046A

#### Demodulator section

				•	Г <sub>ать</sub> (	°C)			TEST CONDITIONS		
0)(140.01	DADAMETED				74H	С			UNIT	Vaa	OTHER
SYMBOL	PARAMETER		+25		-40	to +85	-40 to	+125	ONT	V <sub>CC</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
RS	resistor range	50 50 50		300 300 300					kΩ	3.0 4.5 6.0	at Rg $>$ 300 k $\Omega$ the leakage current can influence <code>VDEMOUT</code>
V <sub>OFF</sub>	offset voltage VCOIN to VDEMOUT		±30 ±20 ±10						mV	3.0 4.5 6.0	V <sub>I</sub> = V <sub>VCOIN</sub> = 1/2 V <sub>CC</sub> ; values taken over R <sub>S</sub> range; see Fig. 13
R <sub>D</sub>	dynamic output resistance at DEM <sub>OUT</sub>		25 25 25						Ω	3.0 4.5 6.0	V <sub>DEMOUT</sub> = 1/2 V <sub>CC</sub>

# 7

# Phase-Locked Loop with Lock Detector

## 74HC/HCT7046A

#### AC CHARACTERISTICS FOR 74HCT

#### Phase comparator section

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				•	r <sub>amb</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	СТ		UNIT	V	OTHER		
STIMBOL	PANAMETER	+25			<b>-40</b>	to +85	-40 to	o +1 <b>25</b>	UNIT	VCC	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay SIGIN, COMPIN to PC1 <sub>OUT</sub>		26	45		56		68	ns	4.5	Fig. 14	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 14	
tPZH/ tPZL	3-state output enable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		35	60		75		90	ns	4.5	Fig. 15	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>		40	70		88		105	ns	4.5	Fig. 15	
V <sub>I (p-p)</sub>	AC coupled input sensitivity (peak-to-peak value) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		0.05						V	4.5	f <sub>i</sub> = 1 MHz C <sub>L</sub> = 15 pF	


#### VCO section


 $GND = 0 V; t_f = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 


					r <sub>amb</sub> (	°C)			TEST CONDITIONS			
0.44001	DADAMETER				74H0	т					OTHER	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	OTHER	
		min.	typ.	max.	typ.	max.	min.	max.				
∆f/T	frequency stability with temperature change				0.15				%/K	4.5	$V_1 = V_{VCOIN}$ within recommended range; R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Fig. 16b	
fo	VCO centre frequency (duty factor = 50%)	11.0	17.0						MHz	4.5	$V_{VCOIN} = 1/2 V_{CC};$ R1 = 3 kΩ; R2 = ∞; C1 = 40 pF; see Fig. 17	
∆f∨co	VCO frequency linearity		0.4						%	4.5	R1 = 100 k $\Omega$ ; R2 = $\infty$ ; C1 = 100 pF; see Figs 18 and 19	
δvco	duty factor at VCO <sub>OUT</sub>		50						%	4.5		


### 74HC/HCT7046A

#### FIGURE REFERENCES FOR DC CHARACTERISTICS









### 74HC/HCT7046A

#### **AC WAVEFORMS**






Fig. 14 Waveforms showing input (SIG  $_{IN},$  COMP  $_{IN})$  to output (PC1  $_{OUT})$  propagation delays and the output transition times.



#### Note to AC waveforms


(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

### 74HC/HCT7046A



### 74HC/HCT7046A

#### AC WAVEFORMS (Continued)



### 74HC/HCT7046A




Fig. 18 Definition of VCO frequency linearity:  $\Delta V = 0.5 \ V \ \text{over the V}_{CC} \ \text{range};$  for VCO linearity

 $f'_0 = \frac{f_1 + f_2}{2}$ , linearity =  $\frac{f'_0 - f_0}{f'_0} \times 100\%$ 






Fig. 19 Frequency linearity as a function of R1, C1 and  $V_{CC}$ : R2 =  $\infty$  and  $\Delta V$  = 0.5 V.



--- C1 = 40 pF --- C1 = 1 μF

Fig. 20 Power dissipation versus the value of R1:  $C_L$  = 50 pF; R2 =  $\infty$ ;  $V_{COIN}$  = 1/2  $V_{CC}$ ;  $T_{amb}$  = 25  $^{\circ}$ C.



--- C1 = 40 pF --- C1 = 1 μF

Fig. 21 Power dissipation versus the value of R2:  $C_L$  = 50 pF; R1 =  $\infty$ ;  $V_{VCOIN}$  = GND = 0 V;  $T_{amb}$  = 25 °C.




Fig. 22 Typical dc power dissipation of demodulator section as a function of R<sub>S</sub>:  $R1 = R2 = \infty$ ;  $T_{amb} = 25$  °C.

### 74HC/HCT7046A

#### APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT7046 in a phase-lock-loop system.

References should be made to Figs 27, 28 and 29 as indicated in the table.


Values of the selected components should be within the following ranges:

R1 between  $3 k\Omega$  and  $300 k\Omega$ ;

R2 between  $3 k\Omega$  and  $300 k\Omega$ ;

R1 + R2 parallel value > 2.7 k $\Omega$ ;

C1 greater than 40 pF.




# 74HC/HCT7046A

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
PLL conditions	PC1	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Fig. 6).
with no signal at the SIG <sub>IN</sub> input	PC2	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = 0$ V (see Fig. 8).
PLL frequency capture range	PC1, PC2	Loop filter component selection
		INPUT C2 OUTPUT  (a) $\tau = R3 \times C2$ (b) amplitude characteristic (c) pole-zero diagram
		A small capture range (2f <sub>c</sub> ) is obtained if $\tau > 2f_c \approx 1/\pi \sqrt{2\pi} f_L/\tau$ .
		Fig. 25 Simple loop filter for PLL without offset.
	·	INPUT R4 OUTPUT $m = \frac{R4}{R3+R4}$ $m = \frac{R4}{R3+R4}$ $m = \frac{R4}{R3+R4}$ (a) $\tau_1 = R3 \times C2$ ; (b) amplitude characteristic (c) pole-zero diagram
		$\tau_2 = R4 \times C2;$ $\tau_3 = (R3 + R4) \times C2$
		Fig. 26 Simple loop filter for PLL with offset.
PLL locks on	PC1	yes
harmonics at centre frequency	PC2	no
noise rejection at	PC1	high
signal input	PC2	low
AC ripple content	PC1	$f_r = 2f_i$ , large ripple content at $\phi_{DEMOUT} = 90^\circ$
when PLL is locked	PC2	$f_r = f_i$ , small ripple content at $\phi_{DEMOUT} = 0^{\circ}$

### 74HC/HCT7046A

#### APPLICATION INFORMATION (Cont'd)



### 74HC/HCT7046A





Fig. 28 Typical value of frequency offset as a functio of C1: R1 =  $\infty$ ; V<sub>VCOIN</sub> = 1/2 V<sub>CC</sub>; INH = GND; T<sub>amb</sub> = 25 °C.

### 74HC/HCT7046A

#### APPLICATION INFORMATION (Cont'd)



V<sub>CC</sub> = 4.5 V; R2 = ∞.

# **Signetics**

# 74HC/HCT40102 8-Bit Synchronous BCD Down Counter

**Objective Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Cascadable
- Synchronous or asynchronous preset
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT40102 are high-speed Si-gate CMOS devices and are pin compatible with the "40102" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT40102 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The "40102" is configured as two cascaded 4-bit BCD counters and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output ( $\overline{\text{TC}}$ ) are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP). Counting is inhibited when the terminal enable input (TE) is HIGH. The terminal count output (TC) goes LOW when the count reaches zero if TE is LOW, and remains LOW for one full clock period.

When the synchronous preset enable input  $(\overline{PE})$  is LOW, data at the jam input  $(P_0$  to  $P_7)$  is clocked into the counter on the next positive-going clock transition regardless of the state of  $\overline{TE}$ . When the asynchronous preset enable input  $(\overline{PL})$  is LOW, data at the jam input  $(P_0$  to  $P_7)$  is asynchronously forced into the counter regardless of the state of  $\overline{PE}$ ,  $\overline{TE}$ , or CP. The jam inputs  $(P_0$  to  $P_7)$  represent two 4-bit BCD words.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STINBUL	PANAMETER	CONDITIONS	нс	нст	CIVIT	
t <sub>PHL</sub> /	propagation delay CP to TC	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	24	26	ns	
f <sub>max</sub>	maximum clock frequency	ACC = 2 A	33	33	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	25	27	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x VCC<sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (CL x VCC<sup>2</sup> x f<sub>o</sub>) where:

 $f_i$  = input frequency in MHz  $f_o$  = output frequency in MHz

CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>O</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES

74HC / HCT40102N: 16-pin plastic DIP; NJ1 package 74HC / HCT40102D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2 3	CP MR TE	clock input (LOW-to-HIGH, edge-triggered) asynchronous master reset input (active LOW) terminal enable input
4, 5, 6, 7, 10, 11, 12, 13	P <sub>0</sub> to P <sub>7</sub>	jam inputs
8	GND	ground (0 V)
9	PL	asynchronous preset enable input (active LOW)
14	TC	terminal count output (active LOW)
15	PE	synchronous preset enable input (active LOW)
16	VCC	positive supply voltage


# 7

## 8-Bit Synchronous BCD Down Counter

### 74HC/HCT40102







#### **FUNCTION TABLE**

(	CONTRO	L INPUT	S	PRESET	ACTION		
MR	PL	PE	TE	MODE			
Н	Н	Н	Н		inhibit counter		
Н	Н	Н	L	synchronous	count down		
Н	Н	L	х		preset on next LOW-to HIGH clock transition		
Н	L	Х	х		preset asynchronously		
L	Х	Х	Х	asynchronous	clear to maximum count		


#### Notes to function table

- 1. Clock connected to CP.
- 2. Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
- 3. Jam inputs:  $MSD = P_7$ ,  $LSD = P_0$ .

H = HIGH voltage level

L = LOW voltage level

X = don't care



#### **GENERAL DESCRIPTION (Cont'd)**

When the master reset input  $(\overline{MR})$  is LOW, the counter is asynchronously cleared to its maximum count (decimal 99) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the function table.


If all control inputs except  $\overline{TE}$  are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 clock pulses long.


Ing.
The "40102" may be cascaded using the TE input and the TC output, in either a synchronous or ripple mode.

#### **APPLICATIONS**

- Divide-by-n counters
- Programmable timers
- Interrupt timers
- Cycle/program counters

### 74HC/HCT40102





### 74HC/HCT40102

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

				7	amb (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER		*****		74H	С			UNIT	v <sub>cc</sub>	WAVEFORMS	
31 MIDOL		+25			-40 to +85 -40 t			o +125	OWIT	VCC		
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC			300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay TE to TC			200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 8	
tPHL/ tPLH	propagation delay PL to TC			275 55 47		345 69 59		415 83 71	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to TC			275 55 47		345 69 59		415 83 71	ns	2.0 4.5 6.0	Fig. 9	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time			75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs. 7 and 8	
tw	clock pulse width HIGH or LOW	165 33 28			205 41 35		250 50 43		ns	2.0 4.5 6.0	Fig. 7	
tW	master reset pulse width LOW	150 30 26			190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 9	
tW	preset enable pulse width PL; LOW	125 25 21			155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> rem	removal time MR to CP	50 10 9			65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10	
t <sub>su</sub>	set-up time PE to CP	100 20 17			125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time TE to CP	175 35 30			220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 11	
t <sub>su</sub>	set-up time P <sub>n</sub> to CP	100 20 17			125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 12	
th	hold time PE to CP	0 0 0			0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11	

### 74HC/HCT40102

#### AC CHARACTERISTICS FOR 74HC (Cont'd)

GND = .0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

				1	r <sub>amb</sub> (՝	C)				-	TEST CONDITIONS
SYMBOL	PARAMETER				74H	С			WANTEODAG		
STWIBOL	FANAMETER		+25			to +85	-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>h</sub>	hold time TE to CP	0 0 0			0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11
t <sub>h</sub>	hold time P <sub>n</sub> to CP	5 5 5			5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 12
f <sub>max</sub>	maximum clock pulse frequency	3 15 18			2.4 12 14		2.0 10 12		MHz	2.0 4.5 6.0	Fig. 7

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP, PE	1.50
MR	1.00
TE	0.80
Pn	0.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

				7	「amb(	,C)		TEST CONDITIONS			
SYMBOL	PARAMETER				74HC	Т	UNIT	v <sub>cc</sub>	WAVEFORMS		
STABOL	TANAMETER		+25		-40	to +85	−40 t	-40 to +125		V	WAVEIONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC			70		87		105	ns	4.5	Fig. 7
tPHL/ tPLH	propagation delay TE to TC			50		63		75	ns	4.5	Fig. 8
tPHL/ tPLH	propagation delay PL to TC			60		75		90	ns	4.5	Fig. 9
<sup>t</sup> PHL	propagation delay MR to TC			60		75		90	ns	4.5	Fig. 9
t <sub>THL</sub> / tTLH	output transition time			15		19		22	ns	4.5	Figs. 7 and 8

### 74HC/HCT40102

#### AC CHARACTERISTICS FOR 74 HCT (Cont'd)

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

				7	r <sub>amb</sub> ('	°C)				-	FEST CONDITIONS	
SYMBOL	PARAMETER				74HC	т			UNIT	Var	WAVEFORMS	
STINIBUL	FARAMETER		+25		-40	to +85	<b>−40</b> t	o +125	UNII	IIT V <sub>CC</sub>		
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> W	clock pulse width HIGH or LOW	35			44		53		ns	4.5	Fig. 7	
t <sub>W</sub>	master reset pulse width LOW	40			50		60		ns	4.5	Fig. 9	
t <sub>W</sub>	preset enable pulse width PL; LOW	38			48		57		ns	4.5	Fig. 9	
t <sub>rem</sub>	removal time MR to CP	10			13		15		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time PE to CP	24			30		36		ns	4.5	Fig. 11	
t <sub>su</sub>	set-up time TE to CP	40			50		60		ns	4.5	Fig. 11	
t <sub>su</sub>	set-up time P <sub>n</sub> to CP	20			25		30		ns	4.5	Fig. 12	
th	hold time PE to CP	0			0		0		ns	4.5	Fig. 11	
t <sub>h</sub>	hold time TE to CP	0			0		0		ns	4.5	Fig. 11	
t <sub>h</sub>	hold time P <sub>n</sub> to CP	5			5		5		ns	4.5	Fig. 12	
f <sub>max</sub>	maximum clock pulse frequency	14			11		9		MHz	4.5	Fig. 7	

### 74HC/HCT40102

#### **AC WAVEFORMS**





Fig. 7 Waveforms showing the clock input (CP) to TC propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.






Fig. 9 Waveforms showing  $\overline{PL}$ ,  $\overline{MR}$  to  $\overline{TC}$  propagation delays.






Fig. 10 Waveforms showing removal time for MR.





(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.



#### Note to Fig. 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

# **Signetics**

# 74HC/HCT40103 8-Bit Synchronous Binary Down Counter

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Cascadable
- Synchronous or asynchronous preset
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT40103 are high-speed Si-gate CMOS devices and are pin compatible with the "40103" of the "40008" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT40103 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The "40103" contains a single 8-bit binary counter and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output (TC) are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP). Counting is inhibited when the terminal enable input  $(\overline{TE})$  is HIGH. The terminal count output  $(\overline{TC})$  goes LOW when the count reaches zero if  $\overline{TE}$  is LOW, and remains LOW for one full clock period.

When the synchronous preset enable input  $(\overline{PE})$  is LOW, data at the jam input  $(P_0$  to  $P_7)$  is clocked into the counter on the next positive-going clock transition regardless of the state of  $\overline{TE}$ . When the asynchronous preset enable input  $(\overline{PL})$  is LOW, data at the jam input  $(P_0$  to  $P_7)$  is asynchronously forced into the counter regardless of the state of  $\overline{PE}$ ,  $\overline{TE}$ , or CP. The jam inputs  $(P_0$  to  $P_7)$  represent a single 8-bit binary word.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYF	PICAL	UNIT	
STINDOL	TANAMETER	CONDITIONS	нс	нст		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	29	30	ns	
f <sub>max</sub>	maximum clock frequency	, ACC - 2 A	32	31	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	24	27	pF	

$$GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$$

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f<sub>i</sub> = input frequency in MHz f<sub>o</sub> = output frequency in MHz CL = output load capacitance in pF

VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is  $V_I$  = GND to  $V_{CC}$ For HCT the condition is  $V_I$  = GND to  $V_{CC}$  – 1.5 V


#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT40103N: 16-pin plastic DIP; NJ1 package 74HC / HCT40103D: 16-pin SO-16; DJ1 package


#### PIN DESCRIPTION


PIN NO.	SYMBOL	NAME AND FUNCTION
1	СР	clock input (LOW-to-HIGH, edge-triggered)
2	MR	asynchronous master reset input (active LOW)
3	TE	terminal enable input
4, 5, 6, 7, 10, 11, 12, 13	P <sub>0</sub> to P <sub>7</sub>	jam inputs
8	GND	ground (0 V)
9	PL	asynchronous preset enable input (active LOW)
14	TC	terminal count output (active LOW)
15	PE	synchronous preset enable input (active LOW)
16	VCC	positive supply voltage

### 74HC/HCT40103









#### **FUNCTION TABLE**

(	CONTRO	L INPUT	S	PRESET	ACTION		
MR	PL	PE	TE	MODE	ACTION		
Н	H	Н	Н		inhibit counter		
Н	Н	Н	L	synchronous	count down		
Н	. н	L	х		preset on next LOW-to HIGH clock transition		
н	Ŀ	Х	×		preset asynchronously		
L	Х	Х	×	asynchronous	clear to maximum count		

#### Notes to function table

- 1. Clock connected to CP.
- 2. Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
- 3. Jam inputs:  $MSD = P_7$ ,  $LSD = P_0$ .
- H = HIGH voltage level
- L = LOW voltage level
- X = don't care

#### **GENERAL DESCRIPTION (Cont'd)**

When the master reset input  $(\overline{MR})$  is LOW, the counter is asynchronously cleared to its maximum count (decimal 255) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the function table.

If all control inputs except  $\overline{TE}$  are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 256 clock pulses long.

The "40103" may be cascaded using the TE input and the TC output, in either a synchronous or ripple mode.


#### **APPLICATIONS**


- Divide-by-n counters
- Programmable timers
- Interrupt timers
- Cycle/program counters

## 7

# 8-Bit Synchronous Binary Down Counter

## 74HC/HCT40103





### 74HC/HCT40103

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

	$t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$			1	r <sub>amb</sub> (°	°C)				•	TEST CONDITIONS
SYMBOL	PARAMETER				74H	С			UNIT	\/	WAVEFORMS
STIVIBUL	PARAMETER		+25		<b>–40</b>	to +85	-40 t	o +125	CINIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/ tPLH	propagation delay CP to TC		96 35 28	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig. 7
tPHL/ tPLH	propagation delay TE to TC		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 8
tPHL/ tPLH	propagation delay PL to TC		102 37 30	315 63 53		395 79 40		475 95 81	ns	2.0 4.5 6.0	Fig. 9
<sup>t</sup> PHL	propagation delay MR to TC		83 30 24	275 55 47		345 69 59		415 83 71	ns	2.0 4.5 6.0	Fig. 9
tTHL/ tTLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs. 7 and 8
t <sub>W</sub>	clock pulse width HIGH or LOW	165 33 28	33 12 10		205 41 35		250 50 43		ns	2.0 4.5 6.0	Fig. 7
t <sub>W</sub>	master reset pulse width LOW	125 25 21	39 14 11		155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 9
t <sub>W</sub>	preset enable pulse width PL; LOW	125 25 21	33 12 10		155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 9
t <sub>rem</sub>	removal time MR to CP or PL to CP	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 10
<sup>t</sup> su	set-up time PE to CP	75 15 13	22 8 6		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 11
<sup>t</sup> su	set-up time TE to CP	150 30 26	44 16 13		190 38 33		225 45 38		ns	2.0 4.5 6.0	Fig. 11
<sup>t</sup> su	set-up time P <sub>n</sub> to CP	75 15 13	22 8 6		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 12
<sup>t</sup> h	hold time PE to CP	0 0 0	-14 -5 -4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11

### 74HC/HCT40103

#### AC CHARACTERISTICS FOR 74HC (Cont'd)

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

SYMBOL			T <sub>amb</sub> (°C)							TEST CONDITIONS		
	B. B		74HC							.,	WAVEFORMS	
	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	v <sub>cc</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>h</sub>	hold time TE to CP	0 0 0	-30 -11 -9		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 11	
t <sub>h</sub>	hold time P <sub>n</sub> to CP	0 0 0	-17 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 12	
f <sub>max</sub>	maximum clock pulse frequency	3 15 18	10 29 35		2.4 12 14		2.0 10 12		MHz	2.0 4.5 6.0	Fig. 7	

### 74HC/HCT40103

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP, PE	1.50
MR	1.00
TE	0.80
Pn	0.25

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS		
SYMBOL	PARAMETER	74HCT							UNIT	Vcc	WAVEFORMS	
STINDOL	TANAMETER	+25			-40 to +85		-40 to +125		Oitti	V	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		35	60		75		90	ns	4.5	Fig. 7	
tPHL/ tPLH	propagation delay TE to TC		23	40		50		60	ns	4.5	Fig. 8	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to TC		44	75		94		112	ns	4.5	Fig. 9	
<sup>t</sup> PHL	propagation delay MR to TC		29	55		69		83	ns	4.5	Fig. 9	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs. 7 and 8	
tW	clock pulse width HIGH or LOW	33	10		41		50.		ns	4.5	Fig. 7	
t <sub>W</sub>	master reset pulse width LOW	30	16		38		45		ns	4.5	Fig. 9	
tW	preset enable pulse width PL; LOW	38	22		48		57		ns	4.5	Fig. 9	
t <sub>rem</sub>	removal time MR to CP or PL to CP	10	1		13		15		ns	4.5	Fig. 10	
t <sub>su</sub>	set-up time PE to CP	20	11		25		30		ns	4.5	Fig. 11	
t <sub>su</sub>	set-up time TE to CP	40	20		50		60		ns	4.5	Fig. 11	
t <sub>su</sub>	set-up time P <sub>n</sub> to CP	20	11		25		30		ns	4.5	Fig. 12	
t <sub>h</sub>	hold time PE to CP	2	-3		2		2		ns	4.5	Fig. 11	

## 74HC/HCT40103


### AC CHARACTERISTICS FOR 74HCT (Cont'd)


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


SYMBOL	PARAMETER		T <sub>amb</sub> (°C)							TEST CONDITIONS		
					74HC	Т	UNIT	V	WAVEFORMS			
		+25			-40 to +85		-40 to +125		CINIT	V <sub>CC</sub>	WAVEFORWS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>h</sub>	hold time TE to CP	0	-10		0		0		ns	4.5	Fig. 11	
t <sub>h</sub>	hold time P <sub>n</sub> to CP	0	-5		0		0		ns	4.5	Fig. 12	
f <sub>max</sub>	maximum clock pulse frequency	15	28		12		10		MHz	4.5	Fig. 7	


### 74HC/HCT40103


#### **AC WAVEFORMS**














#### Note to AC waveforms

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

#### Note to Fig. 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

# **Signetics**

# 74HC/HCT40104 4-Bit Bidirectional Universal Shift Register

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Synchronous parallel or serial operating
- 3-state outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT40104 are high-speed Si-gate CMOS devices and are pin compatible with the "40104" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT40104 are universal shift registers featuring parallel inputs, parallel outputs, shift-right and shift-left serial inputs and 3-state outputs allowing the devices to be used in bus-organized systems.

In the parallel-load mode ( $S_0$  and  $S_1$  are HIGH), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP).

During loading, serial data flow is inhibited. Shift-right and shift-left are accomplished synchronously on the positive clock edge with serial data entered at the shift-right (DSR) and shift-left (DSI) serial inputs, respectively.

Clearing the register is accomplished by setting both mode controls (S<sub>0</sub> and S<sub>1</sub>) LOW and clocking the register. When the output enable input (OE) is LOW, all outputs assume the high-impedance OFF-state (Z).

#### **APPLICATIONS**

- Arithmetic unit bus registers
- Serial/parallel conversion
- General-purpose register for bus organized systems
- General-purpose registers

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIVIBUL	PANAMETER	CONDITIONS	нс	нст	CIVII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	13	15	ns	
f <sub>max</sub>	maximum clock frequency	V <sub>CC</sub> = 5 V	61	57	MHz	
Cl	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	75	75	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):

PD = CPD x 
$$VCC^2$$
 x f<sub>i</sub> +  $\Sigma$  (CL x  $VCC^2$  x f<sub>O</sub>) where:

fi = input frequency in MHz

CL = output load capacitance in pF

 $f_O$  = output frequency in MHz  $V_{CC}$  = supply voltage in V  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x  $f_O$ ) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

#### ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT40104N: 16-pin plastic DIP; NJ1 package 74HC / HCT40104D: 16-pin SO-16; DJ1 package


#### **PIN DESCRIPTION**


PIN NO.	SYMBOL	NAME AND FUNCTION
1 2 3, 4, 5, 6 7	OE DSR D <sub>0</sub> to D <sub>3</sub> DSL GND	3-state output enable input (active HIGH) serial data shift-right input parallel data inputs serial data shift-left input ground (0 V)
9, 10 11 15, 14, 13, 12 16	S <sub>0</sub> , S <sub>1</sub> CP Q <sub>0</sub> to Q <sub>3</sub> VCC	mode control inputs clock input (LOW-to-HIGH, edge-triggered) 3-state parallel outputs positive supply voltage

# 4-Bit Bidirectional Universal Shift Register

## 74HC/HCT40104








## 5

# 4-Bit Bidirectional Universal Shift Register

### 74HC/HCT40104



#### **FUNCTION TABLE**


H = HIGH voltage level L = LOW voltage level

X = don't care

t<sub>n+1</sub> = state after next LOW-to-HIGH transition

of CP

OPERATING MODES		IN	PUTS (C	OUTPUTS at t <sub>n+1</sub>					
01 211/11110 III0 220	S <sub>1</sub>	s <sub>0</sub>	DSR	DSL	D <sub>0</sub> to D <sub>3</sub>	$a_0$	α <sub>1</sub>	$Q_2$	σ3
reset	L	L	х	х	×	L	L	L	L
shift left	H	L L	×	L H	X X	Q <sub>1</sub> Q <sub>1</sub>	Q <sub>2</sub> Q <sub>2</sub>	03 03	L H
shift right	L L	H H	L H	X X	X X	L H	Ω <sub>0</sub>	Q <sub>1</sub> Q <sub>1</sub>	Q <sub>2</sub> Q <sub>2</sub>
parallel load	H	H H	X	X	L H	L H	L H	L H	L H



# 4-Bit Bidirectional Universal Shift Register

### 74HC/HCT40104

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 pF$ 

				•	T <sub>amb</sub> (	°C)					TEST CONDITIONS	
SYMBOL	PARAMETER				74H0	>			UNIT	Vcc	WAVEFORMS	
STWIDGE	FANAMETEN	+25			-40 to +85		-40 to +125		UNIT	VCC	WAVEFORING	
		nıin.	typ.	max.	min.	max.	min.	max.				
tPHL/ tPLH	propagation delay CP to Q <sub>n</sub>		44 16 13	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 6	
<sup>t</sup> PZH/ <sup>t</sup> PZL	3-state output enable time OE to Q <sub>n</sub>		33 12 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7	
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6	
tW	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6	
ť <sub>sů</sub>	set-up time D <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8	
t <sub>h</sub>	hold time D <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	2 2 2	-8 -3 -2		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig. 8	
th	hold time S <sub>0</sub> , S <sub>1</sub> to CP	2 2 2	-14 -3 -4		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig. 8	
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	19 56 67		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6	

# 4-Bit Bidirectional Universal Shift Register

### 74HC/HCT40104

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\triangle I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\triangle I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

input	unit load coefficient
D <sub>0</sub> to D <sub>3</sub>	0.35
D <sub>SR</sub> , D <sub>SL</sub>	0.35
CP	0.35
S <sub>0</sub> , S <sub>1</sub>	0.70
OE	1.40

#### **AC CHARACTERISTICS FOR 74HCT**


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

0744001					T <sub>amb</sub> (	°C)		TEST CONDITIONS			
					74HC	т	UNIT	Vcc	WAVEFORMS		
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125			V	WAVETONING
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		18	34		43		51	ns	4.5	Fig. 6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		12	30		38		45	ns	4.5	Fig. 7
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to $\mathbf{Q}_{\mathbf{n}}$		21	35		44		53	ns	4.5	Fig. 7
<sup>t</sup> THL <sup>/</sup> <sup>t</sup> TLH	output transition time		5	12		15		18	ns	4.5	Fig. 6
tW	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 6
t <sub>su</sub>	set-up time D <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	16	8		20		24		ns	4.5	Fig. 8
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	20	9		25		30		ns	4.5	Fig. 8
<sup>t</sup> h	hold time D <sub>n</sub> , D <sub>SR</sub> , D <sub>SL</sub> to CP	2	-3		2		2		ns	4.5	Fig. 8
<sup>t</sup> h	hold time S <sub>0</sub> , S <sub>1</sub> to CP	2	-3		2		2		ns	4.5	Fig. 8
f <sub>max</sub>	maximum clock pulse frequency	27	52		22		18		MHz	4.5	Fig. 6

### 4-Bit Bidirectional Universal Shift Register

### 74HC/HCT40104

#### **AC WAVEFORMS**



OE INPUT

On OUTPUT

LOW-to-OFF
OFF-to-LOW

On OUTPUT
HIGH-to-OFF
OFF-to-HIGH

7296098

Fig. 7 Waveforms showing the 3-state enable and disable times.




Fig. 8 Waveforms showing the set-up and hold times from the  $D_n$ ,  $D_{SR}$ ,  $D_{SL}$  and  $S_n$  inputs to the clock (CP).

#### Note to Fig 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = GND$  to 3 V.

# **Signetics**

# 74HC/HCT40105 4-Bit × 16-Word FIFO Register

**Product Specification** 

#### **HCMOS Products**

#### **FEATURES**

- Independent asynchronous inputs and outputs
- Expandable in either direction
- Reset capability
- Status indicators on inputs and outputs
- 3-state outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### GENERAL DESCRIPTION

The 74HC/HCT40105 are high-speed Si-gate CMOS devices and are pin compatible with the "40105" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7.

The 74HC/HCT40105 are first-in/firstout (FIFO) "elastic" storage registers that can store sixteen 4-bit words. The "40105" is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems. Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripples through to the output end, the status of the first control flip-flop (data-in ready output - DIR) indicates if the FIFO is full, and the status of the last flip-flop (data-out ready output - DOR) indicates if the FIFO

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STIMBUL	FANAMETEN	CONDITIONS	нс	нст		
t <sub>PHL</sub> /	propagation delay MR to DIR, DOR SO to Q <sub>n</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	16 37	15 35	ns ns	
<sup>t</sup> PHL	propagation delay SI to DIR SO to DOR	V <sub>CC</sub> = 5 V	16 17	18 18	ns ns	
f <sub>max</sub>	maximum clock frequency		33	31	MHz	
CI	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	134	145	pF	

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

#### Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$  where:

f; = input frequency in MHz

CL = output load capacitance in pF

 $f_0$  = output frequency in MHz  $V_{CC}$  = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

ORDERING INFORMATION / PACKAGE OUTLINES


74HC / HCT40105N: 16-pin plastic DIP; NJ1 package

74HC / HCT40105D: 16-pin SO-16; DJ1 package

#### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒ	output enable input (active LOW)
2	DIR	data-in ready output
3	SI	shift-in input (LOW-to-HIGH, edge-triggered)
4, 5, 6, 7	D <sub>0</sub> to D <sub>3</sub>	parallel data inputs
8	GND	ground (0 V)
9	MR	asynchronous master reset input (active HIGH)
13, 12, 11, 10	Q <sub>0</sub> to Q <sub>3</sub>	3-state data outputs
14	DOR	data-out ready output
15	SO	shift-out input (HIGH-to-LOW, edge-triggered)
16	Vcc	positive supply voltage

### 74HC/HCT40105



# GENERAL DESCRIPTION (Cont'd)

contains data. As the earliest data is removed from the bottom of the data stack (output end), all data entered later will automatically ripple toward the output.


#### Loading data

Data can be entered whenever the DIR flag is HIGH, by a LOW-to-HIGH transition on the shift-in input (SI). This input must go LOW momentarily before the next word is accepted by the FIFO. The DIR flag will go LOW momentarily, until the data has been transferred to the second Iccation. The DIR flag remains LOW when all 16 word locations are filled with val d data, and further pulses on the SI input will be ignored until DIR goes HIGH.

#### Unloading data

As soon as the first word has rippled to the output, the data-out ready output (DOR) goes HIGH and data of the first word is available on the outputs.

Data of other words can be removed by a negative-going transition on the shift-out input (SO). This negative-going transition causes the DOR signal to go LOW, while the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go HIGH again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain LOW, and any further commands will be ignored until a "1" marker ripples down to the last control register and DOR goes HIGH. If during unloading SI is HIGH, data on the data input of the FIFO is entered in the first location.



#### Master reset


A HIGH on the master reset input (MR) sets all the control logic marker bits to "0". DOR goes LOW and DIR goes HIGH. The contents of the data register are not changed but will be superseded when the first word is loaded. Thus MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D<sub>0</sub> to D<sub>3</sub>) is immediately moved into the first location upon completion of the reset process.

#### 3-state outputs

In order to facilitate data busing, 3-state outputs ( $Q_0$  to  $Q_3$ ) are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output. A HIGH on the 3-state control flag (output enable input  $\overline{OE}$ ) forces the outputs into the high-impedance OFF-state mode.

#### Cascading


The "40105" can be cascaded to form longer registers simply by connecting the DIR outputs to the  $\overline{SO}$  inputs and the DOR outputs to the SI inputs. In the cascading mode, a master reset pulse must be applied after the supply voltage is turned on. For words wider than 4 bits, the DIR and DOR outputs must be gated together with AND gates. Their outputs drive the SI and  $\overline{SO}$  inputs in parallel, if expansion occurs in both directions (see Figs. 6 and 7).




#### APPLICATIONS

- Bit-rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto-diallers
- CRT buffer memories
- Radar data acquisition

### 74HC/HCT40105







#### Notes to Fig. 5

(see control flip-flops)

- (1) LOW on  $\overline{S}$  input of FF1 and FF5 will set Q output to HIGH independent of state on  $\overline{R}$  input.
- (2) LOW on  $\overline{\mathbb{R}}$  input of FF2 and FF3 will set Q output to LOW independent of state on  $\overline{\mathbb{S}}$  input.

### 74HC/HCT40105





### 74HC/HCT40105

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				7	amb (	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74H	С			UNIT	Vcc	WAVEFORMS	
OTHIBOL	TANAMETER	+25			-40	-40 to +85		o +125	Oldi	VCC	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay MR to DIR, DOR		52 19 15	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 8	
<sup>t</sup> PHL	propagation delay SI to DIR		52 19 15	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 9	
<sup>t</sup> PHL	propagation delay SO to DOR		55 20 16	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 10	
<sup>t</sup> PHL/ <sup>t</sup> PLH	propagation delay SO to Q <sub>n</sub>		116 42 34	400 80 68		500 100 85		600 120 102	ns	2.0 4.5 6.0	Fig. 11	
<sup>t</sup> PLH	propagation delay/ripple through delay SI to DOR		564 205 165	2000 400 340		2500 500 425		3000 600 510	ns	2.0 4.5 6.0	Fig. 12	
<sup>t</sup> PLH	propagation delay/ripple through delay SO to DIR		701 255 204	2500 500 425		3125 625 532		3750 750 638	ns	2.0 4.5 6.0	Fig. 13	
<sup>t</sup> THL/ <sup>t</sup> TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 11	
<sup>t</sup> PZH <sup>/</sup> <sup>t</sup> PZL	3-state output enable OE to Q <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 14	
<sup>t</sup> PHZ <sup>/</sup> <sup>t</sup> PLZ	3-state output disable time OE to Q <sub>n</sub>		41 15 12	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig. 14	
tw	SI pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9	
t₩	SO pulse width HIGH or LOW	120 24 20	39 14 11		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig. 10	
t₩	DIR pulse width HIGH or LOW	220 44 37	58 21 17		275 55 47		330 66 56		ns	2.0 4.5 6.0	Fig. 9	

# 4-Bit imes 16-Word FIFO Register

# 74HC/HCT40105

### AC CHARACTERISTICS FOR 74HC (Cont'd)

 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$ 

				7	amb (	°C)				TEST CONDITIONS			
SYMBOL	PARAMETER				74H	С			UNIT	V. WAVEFORMS			
STWBOL	FARAMETER		+25		-40	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.					
<sup>t</sup> W	DOR pulse width HIGH or LOW	220 44 37	55 20 16		275 55 47		330 66 56		ns	2.0 4.5 6.0	Fig. 10		
tw	MR pulse width HIGH	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 8		
<sup>t</sup> rem	removal time MR to SI	50 10 9	14 5 4		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig. 15		
<sup>t</sup> su	set-up time D <sub>n</sub> to SI	-5 -5 -5	-39 -14 -11		-5 -5 -5	٠	-5 -5 -5		ns	2.0 4.5 6.0	Fig. 16		
t <sub>h</sub>	hold time D <sub>n</sub> to SI	125 25 21	44 16 13		155 31 26		190 38 32		ns	2.0 4.5 6.0	Fig. 16		
<sup>f</sup> max	maximum pulse frequency SI, \$\overline{SO}\$	3.0 15 18	10 30 36		2.4 12 14		2.0 10 12		MHz	2.0 4.5 6.0	Figs 9 and 10		

### 74HC/HCT40105

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
ŌĒ	0.75
SI	0.40
Dn	0.30
MR	1.50
SO	0.40

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

3110 0 0,	4 4 0 113, OL 30 p.			7	amb (°	°C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	т			UNIT	vcc	WAVEFORMS	
OT MIDOL	T ANAMETER		+25		<b>-40</b>	-40 to +85		-40 to +125		V	WAVEI OIIMIO	
		min.	typ.	max.	min.	max.	min.	max.				
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay MR to DIR, DOR		18	35		44		53	ns	4.5	Fig. 8	
<sup>t</sup> PHL	propagation delay SI to DIR		21	42		53		63	ns	4.5	Fig. 9	
<sup>t</sup> PHL	propagation delay SO to DOR		20	42		53		63	ns	4.5	Fig. 10	
<sup>t</sup> PHL <sup>/</sup> <sup>t</sup> PLH	propagation delay SO to Q <sub>n</sub>		40	80		100		120	ns	4.5	Fig. 11	
<sup>t</sup> PLH	propagation delay/ripple through delay SI to DOR		188	400		500		·600	ns	4.5	Fig. 12	
<sup>t</sup> PLH	propagation delay/ripple through delay SO to DIR		244	500		625		750	ns	4.5	Fig. 13	
tTHL/ tTLH	output transition time		7	15		19		22	ns	4.5	Fig. 11	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		18	35		44		53	ns	4.5	Fig. 14	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>		15	30		38		45	ns	4.5	Fig. 14	
<sup>t</sup> W	SI pulse width HIGH or LOW	16	6		20		24		ns	4.5	Fig. 9	
tw	SO pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 10	

### 74HC/HCT40105


### AC CHARACTERISTICS FOR 74HCT (Cont'd)


 $GND = 0 V; t_r = t_f = 6 \text{ ns}; C_1 = 50 \text{ pF}$ 


				7	amb (°	C)				TEST CONDITIONS		
0.4400			Alleran		74HC	T			LINUT	<b>Y</b>	WAVEFORMS	
SYMBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		·		
tW	DIR pulse width HIGH or LOW	40	20		50		60		ns	4.5	Fig. 9	
tW	DOR pulse width HIGH or LOW	40	19		50		60		ns	4.5	Fig. 10	
tW	MR pulse width HIGH	16	7		20		24	:	ns	4.5	Fig. 8	
t <sub>rem</sub>	removal time MR to SI	15	7		19		22		ns	4.5	Fig. 15	
t <sub>su</sub>	set-up time D <sub>n</sub> to SI	-5	-14		-5		-5		ns	4.5	Fig. 16	
th	hold time D <sub>n</sub> to SI	25	16		31 ∩		38		ns	4.5	Fig. 16	
f <sub>max</sub>	maximum pulse frequency	15	28		12		10		MHz	4.5	Figs 9 and 10	


### 74HC/HCT40105


#### **AC WAVEFORMS**














### 74HC/HCT40105

#### AC WAVEFORMS (Cont'd)






Fig. 14 Waveforms showing the 3-state enable and disable times for input  $\overline{OE}.$ 





Note to Fig. 16

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_1 = GND$  to  $V_{CC}$ . HCT:  $V_M = 1.3$  V;  $V_1 = GND$  to 3 V.

# Signetics


Section 8 Functional/IEC Logic Diagrams


**HCMOS Products** 


Ω





### 8
















### E



















### 8
















### 8















January 1986 8–10













January 1986 8–12


### 1



















### .


















January 1986 8–16


### E



















### **{:**



















### 7














January 1986 8–22








#### 8


# Functional/IEC Logic Diagrams


# 


# HC/HCT245 7Z87452.1 Octal bus transceiver; 3-state


#### •



















January 1986 8–28



















#### 1



















#### 8














#### 8


# Functional/IEC Logic Diagrams









8-35




#### **HC/HCT640**






Octal bus transceiver; 3-state; inverting


#### **HC/HCT643**








Octal bus transceiver; 3-state; true/inverting

January 1986 8–38














#### 8


























































#### 1



































# Signetics

Section 9 IEC Symbology

**HCMOS Products** 



# **Signetics**

# Explanation of IEC Logic Symbols

#### **HCMOS Products**

#### INTRODUCTION


The logic symbology used in the HCMOS published data follows the system developed by the International Electrotechnical Commission (IEC). The representation is very effective in that it shows the exact relationship between every input and output of digital circuits without having to detail internal logic. Basic logic functions are represented by symbols; in the symbols for more complex functions, use is made of 'dependency notation' that specified interrelationships of the digital inputs/outputs.

This summary describes the various elements used in symbol construction and the rules and definitions that apply.

#### **SYMBOL COMPOSITION**

A symbol comprises an outline or a combination of outlines together with one or more qualifying-symbols (Fig. 1). The purpose of a general qualifying-symbol is to accurately portray the logic function of the element and those used in this handbook are listed in Table 1. The preferred direction of signal flow through symbols and associated circuit is from left to right; inputs are on the left and outputs on the right. Exceptions to this convention are indicated by arrowheads in the signal lines showing the direction of signal flow, as shown in Fig. 12.


All outputs of a single element of a symbol have internal logic states that are determined by the element's function, unless otherwise indicated by an associated qualifying - symbol.




Adjacent elements in a composite symbol may be joined by a common boundary line. When this boundary line is parallel to the direction of signal flow there is no logic connection between the elements, but when the line is perpendicular to the direction of signal flow then there is at least one logic connection between them. The number of logic connections between elements is shown by qualifying-symbols, but if there are no qualifying-symbols on either side of the common line then the elements have just one logic connection.

#### **Explanation of IEC Logic Symbols**

When a composite symbol contains at least one input common to one or more of the elements, a common-control block can be used. In the example of Fig. 2 the common-control block provides an input to each of the elements below it, this can be otherwise qualified by dependency notation.



An output that depends on all elements of a composite symbol can be shown as an output from a common-output element. This part of the symbol is distinguishable by a double boundary line as shown in Fig. 3. The common-output element may have other inputs. Its function must be indicated by a qualifying-symbol within the outline.



# Explanation of IEC Logic Symbols

Table 1 Qualifying-symbols - General

&		
	AND element. If all inputs are at internal logic "1" then the output is at internal logic "1"	
≥ m	Logic threshold element. If at least m inputs are at internal logic "1" then the output is at internal logic "1"	
≥1	OR element. If at least one input is at internal logic "1" then the output is at internal logic "1"	
= m	m-out-of-n element. Given that $m< n;$ if $m$ inputs are at internal logic "1" then the output is at internal logic "1"	
= 1	EXCLUSIVE-OR element. If only one input is at internal logic "1" then the output is at internal logic "1"	
=	Logic identity element. If all inputs have the same logic state then the output is at internal logic "1"	
>n/2	Majority element. If the majority of inputs are at internal logic "1" then the output is at internal logic "1"	
2k	Even element. If an even number of inputs are at internal logic "1" then the output is at internal logic "1"	
2k + 1	Odd element. If an odd number of inputs are at internal logic "1" then the output is at internal logic "1"	
1	Buffer element without amplified output. If the input is at internal logic "1" then the output is at internal logic "1"	
or	Buffer element with amplified output. The triangle points in the direction of signal flow	
П	Bi-threshold detector. Schmitt-trigger	
X/Y	Coder or code converter. X and Y may be replaced by appropriate indications of the codes used	
MUX	Multiplexer/ data selector	
DX	Demultiplexer	
MUXDX	Bidirectional selector	
Σ	Adder	

qualifying- symbol	definition		
P-Q	Subtractor		
CPG	Look-ahead carry generator		
11	Multiplier		
СОМР	Comparator		
ALU	Arithmetic logic unit		
Л	Retriggerable monostable element		
1	Non-retriggerable monostable element		
J.	Astable element		
	Synchronous-starting astable element		
∫∏.	Synchronous-stopping astable element		
SGRm	Shift register. "m" = number of bits		
CTRm	Binary counter. "m" = number of bits or is an indication of the cycle length $2^m$		
CTRDIVm	Counter with cycle length m		
ROMm1xm2	Read only memory	m1 is the	
PROMm1xm2	Programmable read only memory	number of words	
RAMm1xm2	Random access memory	}	
CAMm1xm2	Associative memory	m2 is the number of bits per	
FIFOm1xm2	First-in/first-out memory	word	
I=0	Initial logic "0" state. When power is switched ON, the element goes to internal logic "0"		

9–5 January 1986

qualifying- symbol	definition
· I = 1	Initial logic "1" state. When power is switched ON, the element goes to internal logic "1"
NV	Non-volatile. The internal logic state is maintained regardless of power ON or OFF
Φ	Very complicated element. Depicted by a 'grey box' symbol. Within the 'grey box' outline, the $\Phi$ qualifying-symbol is accompanied by a further qualifying expression, e.g. ERR - for e ror detector

### **QUALIFYING SYMBOLS**

#### General qualifying-symbols

Table 1 shows the general qualifying-symbols used in this publication. These characters are usually placed near the top centre of a symbol element and define the logic function that is represented by the symbol or element.

#### Qualifying-symbols for inputs and outputs

Referring to Table 2, qualifying-symbols for inputs and outputs, the logic negation indicator is used in pure logic diagrams to indicate that an external logic "0" ("1") produces an internal logic "1" ("0") at the input, or that an internal logic "1" ("0") produces an external logic "0" ("1") at the output.

The polarity indicator is used in detailed logic diagrams to indicate which logic level corresponds with the internal logic "1". The following may occur:

- an input or output with polarity indicator indicates that the logic level "L" (LOW) corresponds to an internal logic "1".
- an input or output without polarity indicator indicates that the logic level "H" (HIGH) corresponds to an internal logic "1".

In an array of elements, if the same general qualifying- symbol and the same qualifying-symbols associated with inputs and outputs should appear inside each element of the array, then they are usually shown only in the first element. Similarly, for large identical elements with subdivisions, the subdivisions may be shown only in the first element. This is done to simplify the array and ease recognition. As an example, omissions of both repeating qualifying-symbols and subdividing lines can be seen in the HC/HCT242 symbol.

Table 2 Qualifying-symbols - Inputs and Outputs

qualifying- symbol	definition of input or output
<b>−</b> √[	Logic negation at an input. An external logic "0" ("1") produces an internal logic "1" ("0")
}	Logic negation at an output. An internal logic "1" ("0") produces an external logic "0" ("1")
[	Polarity indicator at an input. A logic "L" (LOW) level ("H" (HIGH) level) at an input produces an internal logic "1" at that input
	Polarity indicator at an output. An internal logic "1" ("0") at an output produces a logic "L" (LOW) level ("H" (HIGH) level) at that output
	Polarity indicator at an input where the signal flow is from right to left
	Polarity indicator at an output where the signal flow is from right to left
(a)	- Indicator for direction of signal flow: (a) from right to left; (b) from bottom to top. With no indication of direction, flow is left to right or top to bottom
· <del>-&lt; &gt;</del>	- Bidirectional information flow (alternate)
—×[	Non-logic connection
	Input for analogue signals
#[	Input for digital signals (used only to avoid confusion)

### Symbols inside the outline

Table 3 shows some of the symbols used within the symbol- outlines. Other symbols used in this handbook but not shown here are self-explanatory. Generally these are associated with arithmetic operations but all are in accordance with the IEC system. When non-standard information is shown inside a symbol-outline, it is enclosed in square brackets

It can be seen in Table 3 that open-collector, open-emitter and three-state outputs have distinctive symbols. Note that an enable input (EN) affects all of the circuit outputs and has no effect on the inputs. When an enable input affects only certain outputs and/or one or more inputs, a form of dependency notation will indicate this (see 'Dependency Notation, EN-dependancy').

Another important point is that a D-input is always the data input of a storage element. An internal logic "1" at the D-input sets the storage element to its "1" state, and an internal logic "0" at the D-input resets the storage element to its "0" state.

Grouping of inputs or outputs is indicated by the bit-grouping symbol. Binary-weighted inputs are arranged in order and the binary weights of the least-significant and the most-significant lines are indicated by numbers. The weights of input and output lines are represented by powers- of-two only when the bit-grouping symbol is used, otherwise decimal equivalents are used. Inputs grouped together by this symbol produce an internal number that is the sum of the individual input weights at logic "1". This number can be a number on which a mathematical function is performed, an identifying number used in dependency notation or a value that becomes the content (CT) of the element (see Fig. 29). A frequent use of the bit-grouping symbol is in memory addressing, see also 'Use of Bit-grouping to Produce Affecting Inputs'. For outputs, usage of the bit-grouping symbol is similar to that of inputs; the number produced by the sum of the output weights is the internal number, or the content (CT) produced by the circuit.

The symbols shown in Table 3 may be used to indicate the internal connections between logic elements abutted together. Each logic connection may be shown by qualifying-symbols at one or both sides of the common line, however, if confusion could arise about the number of connections, one of the internal connection symbols may be used.

The internal (virtual) input is an input originating somewhere within the circuit and not connected directly to a terminal, and similarly the internal (virtual) output is not connected directly to a terminal.

Table 3 Symbols inside the outline

symbol inside outline	explanation
/	Solidus. Separator used in input and output labels. May be interpreted as an OR function
,	Comma. Separator with no logic significance
]	Delayed output symbol for pulse and data- lock-out elements. The output change is delayed until the input that initiated the change (e.g. a "C" input) returns to its initial external state or level
	Bi-threshold inputs. Inputs with hysteresis
<u></u>	Open output with low-impedance "L" (LOW) level
	Passive pull-up output. Similar to open output with low-impedance "L" level but with a built-in passive pull-up
	Open output with low-impedance "H" (HIGH) level

### **QUALIFYING-SYMBOLS (continued)**

Table 3 Symbols inside the outline (continued)

symbol inside outline	explanation
	Passive pull-down output. Similar to open output with low-impedance "H" level but with a built-in passive pull-up
<u> </u>	Three-state output
— <u>[EN</u>	Enable input. When at internal logic "1", all outputs are enabled. When at internal logic "0": open outputs are OFF; three-state outputs retain their normal, defined internal logic state but give an external high-impedance state; all other outputs are at internal logic "0"
R, S, C, T	Control inputs of bistable elements
J, K, R, S, D	Information inputs of bistable elements
m	Shift input. The direction of shift is to the right or down when the arrow points to the right, or to the left or up when the arrow points to the left.  The number may be ommitted when "m" = 1
[+m	Counting input. Count-up and count-down are indicated by + and - respectively.  The number "m" is the count per command and may be ommitted when "m" = 1
	Bit-grouping symbol. "m" is the highest power of 2 in the group
[CT=m	Content input. The internal logic "1" sets the element to the value "m"
	Content output. "*" is the value of the element that sets the output to an internal logic "1" (e.g. CT = 0, CT ≥ 5, CT ≠ 49)
1 1	Line-grouping symbol. The inputs or outputs enclosed by this symbol form a single logic input or output
["1"	Fixed-mode input. This input is permanently at internal logic "1"

symbol inside outline	explanation
<u>"1"</u> ]——	Fixed-state output. This output is permanently at internal logic "1"
ag	Seven segments of a display element
——[E	Extension input. Input intended for connection to an extender output
	Extender output. Output to an extension input
	Operand input. This input represents one bit of an operand on which one or more mathematical functions are performed; "m" is the decimal equivalent of the weight of the bit. If the weights of all Pm inputs of the element are powers of 2 then "m" is the exponent of the power of 2
[Qm	Operand input. See Pm
[<	'Smaller-than' input to a magnitude comparator
— <u>[&gt;</u>	'Greater-than' input to a magnitude comparator
—{= <u></u>	'Equal' input to a magnitude comparator
——[BI	'Borrow-in' input to an arithmetic / element
BG	'Borrow-generate' input to an arithmetic element
BG	'Borrow-generate' output from an arithmetic element

symbol inside outline	explanation
во]	'Borrow-out' output from an arithmetic element
BP	'Borrow-propagate' input to an arithmetic element
BP BP	'Borrow-propagate' output from an arithmetic element
—[cī	'Carry-in' input to an arithmetic element
——[c <u>G</u>	'Carry-generate' input to an arithmetic element
	'Carry-generate' output from an arithmetic element
	'Carry-generate' output from an arithmetic element
——[CP	'Carry-propagate' input to an arithmetic element
	'Carry-propagate' output from an arithmetic element
П	Result of a multiplication
Σ	Result of an addition
P-Q	Result of a subtraction
[]	Added information

symbol inside outline	explanation
<b>Ч</b> m	Clock phase. "m" is the clock phase number
——[c <u>x</u>	Connection for external capacitor(s)
RX	Connection for external resistor(s)
— <u>{</u>	Dynamic input. A transition from logic "L" level to "H" level produces a transitory internal logic "1"
_ <del>-</del>	Dynamic input. A transition from logic "H" level to "L" level produces a transitory internal logic "1"
	Internal connection. A logic "1" at the left-hand side produces a logic "1" at the right-hand side
	Negated internal connection. A logic "1" at the left-hand side produces a logic "0" at the right-hand side
<u> </u>	Dynamic internal connection. A transition from internal logic "0" to internal logic "1" at the left-hand side produces a transitory logic "1" at the right-hand side
	Negated dynamic internal connection. A transition from internal logic "1" to internal logic "0" at the left-hand side produces a transitory internal logic "1" at the right-hand side
£	Internal (virtual) input. This input is always at internal logic "1" state unless this is overridden or modified
}	Internal (virtual) output. The effect on the internal input connected to this output must be indicated by dependency notation

### **DEPENDENCY NOTATION**

### General conventions of dependency notation

Dependency notation is the powerful tool that makes IEC symbols compact and yet meaningful. With IEC symbols, the relationships between inputs and other inputs, between outputs and other outputs, and between inputs and outputs are clearly illustrated without the necessity to show all elements and interconnections involved. The information provided by dependency notation supplements that provided by the qualifying-symbols for an element's function.

In dependency notation, the terms "affecting" and "affected" are used. In cases where it is not evident which inputs must be selected as being the affecting or the affected ones (e.g., if they stand in an AND relationship), the most convenient input has been chosen.

The types of dependency described in this section are


"G" (AND); "V" (OR); "N" (negate, or EXCLUSI\/E-OR);

"Z" (interconnection); "C" (control); "S" and "R" (set and reset); "EN" (enable); "M" (mode); and "A" (address).


The general rules applied to dependency notation are:

- the input (or output) affecting other inputs or outputs is labelled with the letter symbol that indicates the relationship involved (e.g. G for AND) followed by an appropriately-chosen identifying number; and
- each input or output affected by that affecting input (or output) is labelled with that same number.


If two affecting inputs or outputs have the same letter and the same identifying number, they are ORed together (see Fig. 4).



If an input or output is affected by more than one affecting input, each identifying number separated by a comma will appear in the label of the affected one. The normal reading order of these numbers is the same as the sequence of the affecting relationships (see Fig. 5).



If the labels denoting the function of affected inputs or outputs are numbers, (e.g., outputs of a coder), the identifying number of both affecting inputs and affected inputs or outputs is replaced by another character selected to avoid ambiguity, e.g., Greek letters (see Fig. 6).



If it is the complement of the input's (or output's) internal logic state that does the affecting, then a bar is placed over the identifying numbers at the affected inputs or outputs (see Fig. 7).

If the affected input or output has a label to denote its function (e.g. "D"), this label will have the identifying number of the affecting input as a prefix (see Fig. 13).

### G-dependency

The traditional method of showing an AND relationship was to use an explicit drawing of an AND gate with the signals connected to the inputs of the gate. With IEC symbology (see Fig. 7), input "b" and input "a" are ANDed together and the complement of "b" is ANDed with "c". The letter G has been chosen to indicate AND relationships and is placed at input "b", within the outline. A number considered appropriate by the designer (1 has been used here) is placed after the letter G and also at each affected input. Note the bar over the 1 at input "c".

$$\begin{array}{c} a \longrightarrow \overbrace{0} \\ b \longrightarrow \overbrace{0} \\ c \longrightarrow \overbrace{0} \\ \end{array} \qquad \qquad \begin{array}{c} a \longrightarrow & & & \\ b \longrightarrow & & \\ & & & \\ \end{array}$$


$$\begin{array}{c} b \longrightarrow & & \\ \hline{0} \\ \hline{1} \longrightarrow & & \\ \end{array} \qquad \qquad \begin{array}{c} a \longrightarrow & & \\ & b \longrightarrow & \\ \hline{0} \longrightarrow & & \\ \end{array}$$

$$\begin{array}{c} c \longrightarrow & & \\ \hline{0} \longrightarrow & & \\ \end{array} \qquad \qquad \begin{array}{c} a \longrightarrow & & \\ & b \longrightarrow & \\ \hline{0} \longrightarrow & & \\ \end{array}$$

$$\begin{array}{c} c \longrightarrow & & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array}$$

$$\begin{array}{c} c \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow & \\ & & \\ \end{array} \qquad \begin{array}{c} a \longrightarrow &$$

In Fig. 8, output "b" affects input "a" with an AND relationship. The lower example shows it is the internal logic state of "b", unaffected by the negation sign, that is ANDed.




In Fig. 9, input "a" is ANDed with the dynamic input "b".

To summarize G-dependancy using input G and allotted number m: when a Gm-input (Gm-output) is at internal logic "1", all inputs and outputs affected by Gm will be at their normally defined internal logic states. When the Gm-input (Gm-output) is at internal logic "0", all inputs and outputs affected will be at internal logic "0".


### V-dependency

When a Vm-input (Vm-output) is at internal logic "1", all inputs and outputs affected by Vm will be at internal logic "1". When the Vm-input (Vm-output) is at internal logic "0", all inputs and outputs affected by Vm will be at their normally defined internal logic states (see Fig. 10).



#### N-dependency

Each input or output affected by an Nm-input (or output) is EX-CLUSIVE-ORed with the Nm-input (or output) (see Fig. 11).




When an Nm-input (Nm-output) is at internal logic "1", the internal logic state of each input and each output affected by Nm will be complemented. When an Nm-input (Nm-output) is at internal logic "0", all inputs and outputs affected by Nm will be at their normally defined internal logic states.

### **DEPENDENCY NOTATION (continued)**

### **Z-dependency**

Interconnection dependency is used to indicate internal logic connections between inputs, outputs, internal inputs, and/or internal outputs.


All inputs or outputs affected by a Zm-input (or output) will take on the same internal logic state as the Zm-input (or output), unless modified by additional dependency notation (see Fig. 12).



### C-dependency

Control inputs enable or disable the data (D, J, K, R or S) inputs of storage elements (see Fig. 13).


When a Cm-input is at internal logic "1", the inputs affected by Cm have their normal effect on the function of the element, i.e. these inputs are enabled. When a Cm-input is at internal logic "0", the inputs affected by Cm are disabled and have no effect on the function of the element.



### **EN-dependency**

An ENm-input has the same effect on outputs as an EN-input (see Table 1) but it affects both inputs and outputs that have the identifying number "m", whereas an EN-input affects all outputs and no inputs.

The effect of an ENm- input on an affected input is identical to that of a Cm- input (see Fig. 14).



When an ENm-input is at internal logic "1", inputs and outputs affected by ENm are enabled.

When an ENm-input is at internal logic "0": inputs and outputs affected by ENm are disabled; open outputs are turned OFF; passive pull-up outputs will be high-impedance "L" level; passive pull-down outputs will be high-impedance "H" level; 3-state outputs will have their normally defined internal logic states but externally exhibit high-impedance; and all other outputs (e.g., totem-pole outputs) will be at internal logic "0".

### S and R-dependencies


Set and reset dependencies are used if the effect of the combination R=S=1 on a bistable element must be specified. Figure 15a does not use S or R-dependency (? = not specified).

When an Sm-input is at internal logic "1", outputs affected by the Sm-input will react, regardless of the state of an R- input, as they would normally react to the combination S=1, R=0 (see Fig. 15b).

When an Rm-input is at internal logic "1", outputs affected by the Rm-input will react, regardless of the state of an S- input, as they would normally react to the combination S = 0, R = 1 (see Fig. 15c).

The non-complementary output patterns in Figs 15d and 15e are only pseudo-stable. The simultaneous return of the inputs to S=R=0 produces an unforeseeable stable and complementary output pattern.

When an Sm or Rm input is an internal logic "0", it has no effect.



### M-dependency

Mode dependency indicates that the effects of particular inputs and outputs of an element depend on the mode in which the element is operating.


If an input or output has the same affect in different modes of operation, the identifying numbers of the relevant affecting Mm-inputs will appear in parentheses, separated by solidi, in the label of that affecting input or output (see Fig. 20).

#### M-dependency affecting inputs

When an Mm-input (Mm-output) is at internal logic "1", the inputs affected by this Mm-input (Mm-output) will be enabled.

When an Mm-input (Mm-output) is at internal logic "0", the inputs affected by this Mm-input (Mm-output) will be dis- abled. When an affecting input has several sets of labels separated by solidi (e.g., C4/2→/3+), any set in which the identifying number of the Mm-input (Mm-output) appears has no effect and is to be ignored. This represents the disabling of some of the functions of a multi-function input.

The circuit in Fig. 16 has two inputs, "b" and "c", these control the one of four modes (0, 1, 2 or 3) that will exist at any time. Inputs "d", "e", and "f" are D-inputs subject to dynamic control (clocking) by the "a" input. The numbers 1 and 2 identify the operating modes, and so inputs "e" and "f" are only enabled in mode 1 (for parallel loading) and input "d" is only enabled in mode 2 (for serial loading). Input "a" has three functions: it is the clock for entering data; in mode 2 it causes right-shifting of data (shifts away from the control block); and in mode 3, it causes the contents of the register to be incremented by one.



All operations are synchronous.

Mode 0 (b = 0; c = 0):

The outputs remain at their existing states as the inputs have no effect.

Mode 1 (b = 1, c = 0):

Parallel loading takes place through inputs "e" and "f".

Mode 2 (b = 0, c = 1):

Shifting down and serial loading takes place through input "d".

Mode 3 (b = c = 1):

Counting up takes place in increments of 1 per clock pulse.

Fig. 16 M-dependency affecting inputs.

9-13 January 1986

### **DEPENDENCY NOTATION (continued)**

#### M-dependency affecting outputs

When an Mm-input (Mm-output) is at internal logic "1", the affected outputs will be enabled.

When an Mm-input (Mm-output) is at internal logic "0", the affected outputs will be disabled. When an input or output has several different sets of labels separated by solidi (e.g., 2,4/3,5), any set in which the identifing number of the Mm-input (Mm-output) appears is to be ignored.




#### Mode 1 (a = 1):

The delayed output symbol is effective only in mode 1 and therefore the device functions as a pulse-triggered D-element.

#### Mode 2 (a = 0):

The delayed output symbol has no effect and therefore the device functions as a transparent latch.

Fig. 17 Flip-flop type determined by mode.




#### Mode 1 (a = 1):

Output "b" will be an internal logic "1" only when the register content equals 9.

### Mode 2 (a=0):

Since output "b" is located in the commoncontrol block with no defined function outside of mode 1, this output will be an internal logic "0" when input "a" is an internal logic "0", regardless of the register content.

Fig. 18 Disabling an output of the common-control block.




#### Mode 1 (a = 1):

Output "b" will be an internal logic "1" only when the register content equals 15.

### Mode 2 (a=0):

Input "a" is an internal logic "0", output "b" will be an internal logic "1" only when the register content equals 0.

Fig. 19 Determining an output's function.



Inputs "a" and "b" are binary weighted to generate the numbers 0, 1, 2 or 3 to determine which of the four modes exist.

#### Mode 0 (a = 0, b = 0):

Since no output label contains a "0", the outputs have their normally defined internal logic states. Output "f" carries a "0" in its label and this means that output "f" is effected by all modes **except** mode 0.

### Mode 1 (a = 1, b = 0):

Only output "f" is affected by mode 1 and is also affected by input "c" (N4).

### Mode 2 (a = 0, b = 1):

The outputs "e" and "g" are affected in this mode. They are also affected by input "c" (N4) which means that the internal logic state of the output will be negated at N4 = 1. Output "f" is affected since M0 stands at its internal "0" state. In addition, output "f" is affected by input "c" (N4).

### Mode 3 (a = 1, b = 1):

All outputs shown are affected in this mode, with outputs "e" and "f" also affected by input "c" (N4) and input "d" also affecting output "g".

Fig. 20 Dependent relationships affected by mode.

### A-dependency

Using address-dependency gives a clear representation of elements, particularly memories, that use address control inputs to select sections of a multi-dimensional array. Such a section of a memory array is usually called a word. Address-dependency allows a symbolic representation of an entire array. An array input at a particular element of a general section is common to the corresponding elements of all selected sections of the array. An array output at a particular element of a general section is the result of ORing the outputs of the corresponding elements of selected sections. If the label of an array output at a particular element of a general section indicates that this output is an open-circuit or a 3-state output, then this indication refers to the output of the array and not to those of the sections of the array.

Inputs that are not affected by any input have their normal effect on all sections of the array, whereas inputs affected by an address input only have their normal effect on the section selected by that address input.

An affecting address input has the label "A" followed by an identifying number which corresponds to the address of the particular section of the array selected by this input. Within the general section represented by the symbol, inputs and outputs affected by an "Am" input have the label "A", which stands for the identifying numbers, i.e. the addresses of the particular sections.




Figure 21 shows a 3-word x 2-bit memory having a separate address line for each word; EN-dependency is used to explain the operation. To select word 1, input "a" is forced to logic "1", entering mode 1. Data can now be clocked into the inputs marked "1,4D". Data cannot be clocked into the inputs marked "2,4D" and "3,4D" unless words 2 and 3 are selected. The outputs will be the OR function of the selected outputs, i.e. only those enabled by the active EN functions.

The identifying numbers of affecting inputs correspond to the addresses of the sections selected by these inputs. They need not necessarily differ from those of other affecting dependency-inputs (e.g., G, V, N, ..), because in the general section represented by the symbol they are replaced by the letter "A".

If there are several sets of affecting "Am" inputs for the purpose of independent and possibly simultaneous access to sections of the array, then the letter "A" is modified to 1A, 2A, ... These sets of "A" inputs may have the same identifying numbers.

Another illustration of the concept is shown in Fig. 22.




Fig. 22 Array of 15 sections of four transparent latches with 3-state outputs comprising a 16-word x 4-bit random-access memory.

### Table 4 Summary of dependency notation

type of dependency	letter- symbol*	affecting input at logic "1"	affecting input at logic "0"
address	A	permits action (address selected)	prevents action (address not selected)
control	С	permits action	prevents action
enable	EN	permits action	prevents action of inputs; open outputs OFF; ∇ outputs at external high impedance, no change in internal logic state; ♠ outputs high impedance "H" level; ➡ outputs high impedance "L" level; other outputs at internal "0" state
AND	G	permits action	imposes "0" state
mode	М	permits action (mode selected)	prevents action (mode not selected)
negate (EXCLUSIVE OR)	N E	complements state	no effect
reset	R	affected output reacts as it would to S = "0", R = "1"	no effect
set	S	affected output reacts as it would to S = "1", R = "0"	no effect

9–15 January 1986

### **DEPENDENCY NOTATION (continued)**


### A-dependency (continued)

type of dependency	letter- symbol*	affecting input at logic "1"	affecting input at logic "0"
OR	V	imposes "1" state	permits action
inter- connection	Z	imposes "1" state	permits action

<sup>\*</sup> These letter symbols appear at the **affecting** input (or output) and are followed by a number. Each input (or output) **affected** by that input is labelled with that same number. The descriptions do not apply when the labels "EN", "R" and "S" appear at inputs without numbers following; the action of these inputs is described in 'Symbols inside the outline'.

### **BISTABLE ELEMENTS**

The dynamic input symbol, the delayed output symbol and dependency notation allow the four main types of bistable elements to be shown and make synchronous and asynchronous inputs easily recognizable (see Fig. 23). A fifth type of bistable, the direct acting "SR" element, is mentioned in 'S and R-dependencies'.




Transparent latches have a level-operated control input. The D-input is active as long as the C-input is at internal logic "1". The outputs respond immediately. Edge-triggered elements accept data from "D", "J", "K", "R" or "S" inputs on the active transition of "C". Pulse-triggered elements require the data to be set up before the start of the control pulse; the "C" input is considered static since the data must be maintained as long as "C" is at logic "1". The output is delayed until "C" returns to logic "0". The data-lock-out element is similar to the pulse-triggered version except that the "C" input is considered to be dynamic, in that shortly after "C" goes through its active transition, the data inputs are disabled and data does not have to be maintained. However the output is still delayed until the "C" input returns to its initial external level.

Note that synchronous inputs can be recognized easily because of labels (1D, 1J, 1K, 1S, 2R) unlike the asynchronous inputs "S", "R", which are not dependent on the "C" inputs.

### CODERS

The general symbol for a coder or code-converter is shown in Fig. 24. The labels "X" and "Y" may be replaced by appropriate indications of the code that is used to represent the information at the respective inputs and outputs.



Indication of code conversion is based on the following rule:

Depending on the input code, the internal logic states of the inputs determine an internal value. This value is reproduced by the internal logic states of the outputs, depending on the output code.

The relationship between the internal logic states of the inputs and the internal value is indicated by:

Labelling the inputs with numbers so that the internal value equals the sum of the weights associated with those inputs that are at internal logic "1"; or by replacing "X" by an appropriate indication of the input code and labelling the inputs with characters that refer to this code.

The relationship between the internal value and the internal logic states of the outputs is indicated by:

Labelling each output with a list of numbers representing those internal values that force that output to an internal logic "1". The numbers are separated by solidi (see Fig. 25). This labelling may also be applied when "Y" is replaced by a letter denoting a type of dependency (see 'Use of a coder to produce affecting inputs'). If a continuous range of internal values produces the internal logic "1" at an output, this is indicated by the numbers that begin and end the range, separated by three dots, e.g. "4...9" equals "4/5/6/7/8/9"; or by replacing "Y" with an appropriate indication of the output code and labelling the outputs with characters that refer to this code (see Fig. 26).


Alternatively the general symbol may be used together with an appropriate reference to a table detailing the relationship between the inputs and outputs. This is a recommended way to symbolize a ROM, or a PROM after it has been programmed.



#### **TRUTH TABLE**

 i	npu	ts		out	put	3	
С	b	а	g	f	е	d	_
 0 0 0	0 0 1 1	0 1 0 1	0 0 0	0 0 0 1	0 0 1 1	0 1 0 0	
1 1 1 1	0 0 1 1	0 1 0 1	0 0 0 1	1 0 0 0	0 0 0	1 0 0	

Fig. 25 An X/Y code converter.



#### **TRUTH TABLE**

inputs				Οl	ıtpı	ıts			
С	b	a	j	i	h	g	f	е	d
0 0 0	0 0 1 1	0 1 0 1	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0 1	0 0 1 0	0 1 0
1 1 1	0 0 1 1	0 1 0 1	0 0 0 1	0 0 1 0	0 1 0 0	1 0 0 0	0 0 0	0 0 0 0	0 0 0

Fig. 26 An X/octal code converter.


## USE OF A CODER TO PRODUCE AFFECTING INPUTS

It often occurs that a set of affecting inputs for dependency notation is produced by decoding the signals on certain inputs to an element. In such a case the symbols for a coder can be used as an embedded symbol (see Fig. 27).

If all affecting inputs produced by a coder are the same type and their identifying numbers correspond with the numbers shown at the coder outputs, "Y" (in the qualifying symbol X/Y) may be replaced by the letter denoting the type of dependency. In this case, affecting input indications should be omitted (see Fig. 28).

# USE OF BIT-GROUPING TO PRODUCE AFFECTING INPUTS

If all affecting inputs produced by a coder are the same type and have consecutive identifying numbers (not necessarily corresponding to the numbers that would have been shown at the outputs of the coder) the bit-grouping symbol can be used (see Table 1). Effectively, "k" external lines generate  $2^k$  internal inputs. The bracket precedes the letter denoting the type of dependency which is followed by  $m^{1/}_{m2}$ . The "m1" is then replaced by the smallest identifying number and "m2" by the largest (see Fig. 29).




### SEQUENCE OF INPUT LABELS

If an input having a single function is affected by other inputs, the qualifying-symbol (if there is one) for that function is preceded by the labels of the affecting inputs. The left-to-right order of these labels is the sequence in which the effects or modifications must be applied. The affected input has no effect on the element if the logic state of any of the affecting inputs (regardless of the logic states of other affecting inputs) would cause the affected input to have no effect.

If an input has several functions or has several different sets of affecting inputs, depending on the mode of action, the input may be shown as often as required. However, there are cases in which this method of representation is undesirable. In these cases, the input may be shown once with the different sets of labels separated by solidi (see Fig. 30). No meaning is attached to the order of these sets of labels. If one of the functions of an input is as an unlabelled input to an element, a solidus will precede the first set of labels.


If all inputs of a combinative element are disabled (have no effect on the function of the element), the internal logic states of the element outputs are not specified by the symbol. If all inputs of a sequential element are disabled, the content of this element is not changed and the outputs remain at their existing internal logic states.

Labels may be factorized using algebraic techniques (see Fig. 31).



When at latched inputs the algebraic factorizing technique is combined with the use of the bit-grouping symbol, the indication "mD" may be placed behind the bit-grouping symbol provided that the proper order of all the other labels is maintained (see Fig. 32).

In "mD", the "m" stands for the identifying numbers of the affecting inputs.



#### SEQUENCE OF OUTPUT LABELS

If an output has a number of different labels, regardless of whether or not they are identifying numbers of affecting inputs or outputs, these labels are shown in the following order (see Fig. 33):

the delayed output symbol comes first (if to be shown) preceded if necessary by the indications of the inputs to which it must be applied;

followed by the labels indicating modifications to the internal logic state of the output, such that the left-toright order of these labels is the sequence in which their effects must be applied;

followed by the label indicating the effect of the output on the inputs and other outputs of the element.

Symbols for open-circuit or 3-state outputs, where applicable, are placed just inside boundary of the element adjacent to the output line.

If an output needs several sets of labels to represent alternative functions, depending on the mode of action, these sets may be shown on different output lines connected together outside the outline. However, there are cases in which this representation is undesirable. In these cases the output may be shown once with the different sets of labels separated by solidi (see Fig. 34).


9–19 January 1986

### **SEQUENCE OF OUTPUT LABELS (continued)**


Adjacent identifying numbers of affecting inputs that are not separated by a non-numeric character are separated by a comma.

If a set of labels of an output not containing a solidus contains the identifying number of an affecting "Mm" input at internal logic "0", this set of labels has no effect on the output.

Labels may be factorized using algebraic techniques (see Fig. 35).



If the bit-grouping symbol for outputs is used and the sets of labels of all outputs grouped together differ only in the indications of the weights, the sets of labels may be shown only once between the symbol replacing "\*" and the grouping symbol (see Table 3) provided that, except for the grouping symbol and the weights, the proper order of the labels is maintained (see Fig. 36). These sets of labels, therefore, include the symbols for open-circuit, passive pull-down, passive pull-up and 3-state outputs but exclude the indications of weights.



January 1986 9–20

### **RULES FOR SIMPLIFICATION OF SYMBOLS**

### INTRODUCTION

The IEC symbology can depict a complete integrated circuit but, in many applications, not all available functions are used. For these applications the complete symbol need not be shown and a considerable simplification can be made. To maintain clarity, rules for the simplification of symbols are described in this section.


### **RULE 1**


For an integrated circuit where not all functions are used, the diagram may contain:

- a. the complete symbol with indications of which pins are connected to a certain voltage level;
- b. a simplified symbol where only the functions used are depicted; the unused pins are detailed in a table including information on whether these pins may remain open (floating) or are to be connected to a certain voltage level.

### **RULE 2**


When two or more pins are shown with a single line, then a comma between the pin numbers means that these pins are connected together; when the pin numbers are separated by a solidus, this means they are separate functions.






### **RULE 3**


The rules for sets of labels at inputs and outputs using solidi to separate the various parts of a label may be applied when drawing two or more pins with a single line, so the labels must also be joined.





### **RULE 4**

An output can be connected to an input of equal polarity as shown in Fig. 40C. If the polarity is different this method does not give sufficient information and the methods of Fig.40A or B are then adopted.







Fig. 42 Example of Rule 4 using CMOS "4018"; the full symbol shown in (A) can be reduced to that of (B) when no parallel loading is applied and the device is used as a divide-by-10 circuit.

### 9

## **Explanation of IEC Logic Symbols**


### **RULE 5**

Combining elements together to form one element is allowed only if all pin numbers can be shown.




#### **RULE 6**

A circuit consisting of a combination of two or more elements that appear repeatedly on a diagram, may be replaced by a single symbol. This symbol is used on the diagram, while the complete circuit is shown in an auxiliary diagram elsewhere on the drawing.




### **RULE 7**

A multiple symbol may also be applied for logic symbols.




9-23

### **RULE 7** (continued)



### **RULE** 8


Every (P)ROM may be regarded as an X/Y-code-converter.



### **EXAMPLES OF APPLICATION-DEPENDENCY OF SYMBOLS**

A symbol depicts the function of an element. In the case of multifunction elements, the functions are depicted separately.

To demonstrate application-dependency of symbols, Fig. 48 shows the basic symbol and eight applications of the "7474" D-element with "S" and "R" inputs.



January 1986 9–26

# Signetics

Section 10 Application Notes

**HCMOS Products** 

# **Signetics**

# **Handling Precautions**

### **HCMOS Products**

### Electrostatic charges

Electrostatic charges can be stored in many things; for example, man-made fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depends on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of the surrounding air.

Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. All of our CMOS ICs are internally protected against electrostatic discharge, but they can be damaged if the following precautions are not taken.

#### Work station

Figure 1 shows a working area suitable for safely handling electrostatic sensitive devices. It has a work bench, the surface of which is conductive or covered by an antistatic sheet. Typical resistivity for the bench surface is 1 k $\Omega$  to 0,5 M $\Omega$  per cm<sup>2</sup>. The floor should also be covered with antistatic material. The following precautions should be observed:

- Persons at a work-bench should be earthed via a wrist strap and a resistor.
- All electrical equipment should be connected to the mains via an earth-leakage switch and the equipment cases should be earthed.
- Relative humidity should be maintained between 50% and 65%.
- An ionizer should be used to neutralize objects with immobile static charges.

**10** 

10-3 January 1986

### **Handling Precautions**

### Receipt and storage

CMOS ICs are packed for despatch in antistatic/conductive boxes, rails or blister tape. The fact that the ICs are sensitive to electrostatic discharge is shown by warning labels on both primary and secondary packing.

The ICs should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the task should be performed at a protected work station. Any CMOS ICs that are temporarily stored should be packed in conductive or antistatic packing or carriers.

### Assembly


CMOS ICs must be removed from their protective packing with earthed component-pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Don't remove more ICs from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken.

During assembly, ensure that the CMOS ICs are the last of the components to be mounted and that this is done at a protected work station.

All tools used during assembly, including soldering tools and solder baths, must be earthed. All hand-tools should be of conductive or antistatic material and, where possible, not insulated.

Measuring and testing of completed circuit boards must be done at a protected work station. Place the soldered side of the circuit board on conductive or antistatic foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board doesn't touch the conductive surface of the work bench. After testing, replace the circuit board on the conductive foam to await packing.

Handle assembled circuit boards containing CMOS ICs in the same way as unmounted CMOS ICs. They should also carry warning labels and be packed in conductive or antistatic packing.



### **HCMOS Products**

### POWER SUPPLY LINE LAYOUT AND DECOUPLING RECOMMENDATIONS

Spikes due to output current switching and the charging and discharging of parasitic capacitance, are the two main sources of noise on the power lines of HCMOS logic systems. To minimize noise, the power supply should be decoupled. However, if switching speed is high, not only the voltage dips on the power lines must be considered but also the effects of di/dt radiation. Decoupling requirements are a balance between the precautions necessary to reduce the effects of these two phenomena.

The first requirement for minimizing noise is a well designed power distribution network. For instance, it is essential to have a good ground (GND) connection pattern on a pcb. Even the commonly used GND pattern shown in Fig.1 can cause problems. In Fig.1, an output from IC1 drives an input of IC2, and an output from IC3 drives an input of IC4. Since the signal paths between IC1 and IC2, and between IC3 and IC4 are not coupled, there should be no crosstalk between them. However, IC1 and IC3 share the hatched section of the GND comb, and, when the output of IC1 switches, a spike could be generated on the GND of IC3. This could be transmitted to IC4 via the IC3-IC4 signal connection causing the output of IC4 to switch erroneously. If a double-sided board is used, it is therefore advisable to reduce the length of individual sections of the GND comb by installing links on the opposite side of the board as shown in Fig.2. This is especially important for boards on which high level currents are switched.

It is bad practice to use jumpers to connect GND/V<sub>CC</sub> pins of ICs to pcb tracks (Fig.3). Jumpers are unlikely to be used on production boards, but they should not be used on prototype or one-off boards either because the inductance they introduce into the lines causes coupling between outputs. Printed connections should therefore be used to interconnect power tracks and IC pins. An even better solution is to use multi-layer boards so that individual layers can be used as a V<sub>CC</sub> plane and a groundplane. The power supply can then be connected directly to the IC supply pins. Also, the inherent capacitance between the V<sub>CC</sub> plane and the groundplane will reduce the amplitude of any high frequency noise on the power supply.


This inherent capacitance has the distinct advantage of being free from the inductance associated with discrete decoupling capacitors. A less expensive alternative to a multi-layer board is a multi-wire board which offers the same high frequency noise characteristics. With double-sided boards, it is not possible to dedicate a layer to a VCC plane and a groundplane. Nevertheless, if at all possible, it is still best to have the VCC and ground tracks on opposite sides of the board.


Connectors on any type of pcb should each have at least five ground pins to obtain good distribution of ground current


The precautions outlined for ground tracks on the pcb are equally applicable to the power (VCC) lines.


.0


10-5 January 1986











The wide HCMOS power supply range of 2 V to 6 V may suggest that voltage regulation is not necessary, but it must be remembered that supply voltage level variations will influence switching speed, noise immunity and power consumption. Supply voltage differences between ICs must also be avoided because a difference of as little as 0,5 V between power lines can cause unwanted effects. To isolate noise sources and avoid the use of a large voltage stabilizer with its heavy gauge (low impedance) wiring to each board, it is better to have a separate stabilizer for each board. However, care must be taken because a fault on a stabilizer for one board may be transmitted via the HCMOS input structure to other boards, possibly causing damage.

No matter how good the VCC and GND connections are, all line inductance cannot be eliminated. This is where decoupling plays its part.

Ceramic capacitors are best for decoupling because they have very low series inductance. The advantage of using them will, however, be lost if they are connected too far from the IC. The inductance of the long tracks in conjunction with the capacitor will then form a very high-Q LC tuned-circuit, and the oscillations produced will have a worse effect than not having any decoupling at all. If it is impossible to make connections between decoupling capacitors and ICs shorter than 20 mm, then use several tracks connected in parallel and separated by at least one track-width (Fig.4). Some ceramic capacitors have preformed leads as shown in Fig.5(a). These leads introduce

unwanted inductance. It is better to use capacitors with straight leads mounted as shown in Fig.5(b).

In general, the minimum requirements for good decoupling are:

- one 47 μF bulk capacitor per Eurocard
- one 1 µF tantalum capacitor per 10 packages of SSI logic
- one 22 nF ceramic capacitor for each octal IC and for each counter/shift register (MSI logic)
- one 22 nF ceramic capacitor per 4 packages of SSI logic

An example showing how to determine the value of decoupling capacitor follows. Assume a buffer output sees a  $100\,\Omega$  dynamic load and the output LOW-to-HIGH transition is 5 V; the current demand is therefore 50 mA per output. For an octal buffer, the current demand would be 0.4 A for 6 ns.

The instantaneous current in the capacitor is:

$$i = \frac{\Delta Q}{\Delta t}$$

And 
$$i = \frac{C\Delta V}{\Delta t}$$
 (from Q = CV)

Therefore, 
$$C = \frac{i\Delta t}{\Delta V}$$

For an octal buffer and a change in VCC of 0.4 V say.

$$C = \frac{0.4 \text{ A} \times 6 \times 10^{-9} \text{ ns}}{0.4 \text{ V}} = 6 \text{ nF}.$$

# Sianetics

# Power Dissipation

### **HCMOS Products**

### POWER DISSIPATION CONSIDERATIONS

For LSTTL logic ICs operating below 10 MHz, the most significant part of the total power dissipation is the quiescent power dissipation due to the many bipolar transistors that continuously conduct. With HCMOS logic ICs however, the converse is true because quiescent power dissipation is only due to leakage currents through reverse-biased junctions and is so low that it is practically negligible compared with the frequency-dependent dynamic power dissipation.

Since the logic functions in most systems only change state during brief periods, the average system frequency is between one and two orders of magnitude lower than the system clock frequency and the ICs therefore only draw quiescent current for most of the time. This means that replacing LSTTL ICs with equivalent 74HCT ICs, with their much lower quiescent power dissipation, results in a very significant reduction of overall system power dissipation without loss of operating speed.

However, total system power dissipation, is the sum of both the quiescent and the dynamic power dissipation of all the ICs and must be determined and minimized during system design. For LSTTL, where the quiescent power dissipation is the most significant contributor to the total power dissipation, the total power dissipation can be simply derived from the product of VCC and ICC given in the data sheets. For HCMOS circuits however, the dynamic power dissipation which is the most significant part of the total power dissipation is influenced by circuit design. It cannot be read direct from the data sheets but must be calculated from the supply voltage, average switching frequency, load capacitance, internal capacitances of the IC, and transient switching currents.

This article explains how our method of specifying HCMOS ICs in the data sheets makes it very simple to calculate their quiescent, dynamic and total power dissipation.

#### QUIESCENT POWER DISSIPATION

Quiescent power is dissipated by an IC when it is not switching and VI = VCC or GND. Figure 1(a) will be used to illustrate this power dissipation in HCMOS ICs. In the quiescent state, either the PMOS or the NMOS transistor is fully off and, in theory, no direct MOS transistor channel path exists between VCC and GND. In practice however, thermally generated minority charge-carriers, which are present in all reverse-biased diode junctions, allow a very small leakage current to flow between VCC and GND. This quiescent supply current (ICC) is specified in the published

Three factors influence the value of ICC, and therefore the quiescent power dissipation, for a particular IC. They are:

Temperature:

increasing temperature causes ICC to increase because the minority chargecarriers in the reverse-biased diode junctions are thermally generated.


Device Complexity: MSI circuits dissipate more power than SSI circuits because they have a proportionally greater reverse-biased diode iunction area.

Supply voltage:

the number of minority charge-carriers is linearly related to reverse junction voltage.

Table 1 shows the JEDEC industry standard for the worstcase ICC in HCMOS ICs. It shows the effect of temperature and circuit complexity on ICC at the maximum recommended supply voltage VCC. ICC can be linearly derated for other supply voltages and would be approximately one-third of the value in Table 1 for a 74HC IC with  $V_{CC} = 2 \text{ V}$ . Typical ICC values are well below the maximum specified values.

TABLE 1  JEDEC industry standard for d.c. characteristics of HCMOS ICs  DC characteristics for 74HC/HCT										
		tes	test conditions							
symbol parar				74HC/HCT						
	parameter		+25	+25		-40 to +125	unit	VCC.	V <sub>I</sub>	other
			min. typ.	max.	min. max.	min. max.		*		
	quiescent supply	y current	A		3.,					
lcc	SSI		ا السام ال <del>س</del> رات	2,0	20,0	- 40,0	μΑ	5,5	Vcc	10 = 0
lcc ·	flip-flops			4,0	40,0	- 80,0	μΑ	5,5	or	10 = 0
ICC.	MSI			8,0	80,0	- 160,0	μΑ	5,5	GND	10 = 0




Another factor which influences quiescent power dissipation is the steady-state input voltage level which may slightly turn-on one of the input transistors shown in Fig.1(a) and yet not fully turn-off the other. This causes a small additional quiescent supply current ( $\Delta$ ICC) to flow between VCC and GND. The level of  $\Delta$ ICC depends on the size of the input transistors and is different for each device.


In a system consisting entirely of 74HC ICs, the additional quiescent supply current  $\Delta I_{CC}$  is so small that it can be omitted from practical power dissipation calculations. This is because 74HC outputs swing from GND to VCC. The worst-case output levels with  $|I_O|=20\,\mu\text{A}$  are VOL=0,1V max. and VOH=VCC-0,1V min., very close to GND and VCC respectively. Figure 2(a) shows that  $\Delta I_{CC}$  is negligible when these levels are applied to 74HC inputs because they always turn one of the input transistors fully off.

However, if 74HC input levels are held close to the switching threshold (typically V<sub>C</sub>C/2), Fig.2 shows that the additional quiescent supply current ( $\Delta_{CC}$ ) becomes much greater than quiescent supply current I<sub>CC</sub>. This occurs if the mistake is made of driving a 74HC input from a TTL output. With a minimum TTL V<sub>OH</sub> of 2,4 V driving a 74HC input, not only will a logic "1" probably not be recognized, but several milliamps of ( $\Delta_{CC}$ ) will flow. To overcome this problem, an external pull-up resister could be used as shown in Fig.3 but the resistor would dissipate significant power because its value would have to be low to maintain switching speed. 74HCT ICs have TTL input switching levels and should therefore be used instead of 74HC ICs whenever it is necessary to interface HCMOS with TTL logic.

Unlike 74HC ICs, 74HCT ICs can be substituted for LSTTL ICs and/or mixed with LSTTL, ALSTTL, ASTTL or FAST-TTL family ICs in the same system. Under some conditions, they may dissipate somewhat more quiescent power than 74HC ICs. For example, Fig.2(b) shows that a worst-case TTL VOL of 0,5 V max. is close enough to GND



to turn the input NMOS transistor fully off so that  $\Delta$ I<sub>CC</sub> is close to zero. However, a worst-case TTL VOH of 2,4 V min. causes some  $\Delta$ I<sub>CC</sub> to flow. For this reason, 74HCT data sheets specify I<sub>CC</sub> at the worst-case input voltage of V<sub>CC</sub> -2,1 V for V<sub>CC</sub> ranging from 4,5 V to 5,5 V. It is further specified on a per input pin basis to allow more accurate power dissipation calculations if all the functions within an IC are not being used, or are being driven by different input voltage levels.



Our proprietary 74HCT input structure shown in Fig.1(c) considerably reduces the additional quiescent supply current  $\Delta I_{CC}$ . The structure is identical to that for 74HC circuits except for a level-shifting diode between the PMOS transistor and V<sub>CC</sub>, and the connection of the substrate of the CMOS transistor to V<sub>CC</sub>. The effect is to reduce the input level switching threshold to 28%V<sub>CC</sub> instead of 50%V<sub>CC</sub> as is the case with 74HC ICs. This therefore reduces the additional quiescent current  $\Delta I_{CC}$  when a TTL minimum HIGH level of 2,4 V is applied to a 74HCT input by ensuring that the PMOS transistor is fully turned off. Figure 2(b) shows that  $\Delta I_{CC}$  is negligible when a 74HCT input is held at a typical TTL HIGH output level (3,4 V) or LOW output level (0,25 V).

### Calculating 74HC quiescent power dissipation

For power-critical applications such as battery-powered equipment, it may be necessary to calculate 74HC quiescent power dissipation as a standby value of battery drain. It is given by:

$$PQHC = VCC^{\dagger}CC$$
 (1)

 $V_{CC}$  is dependent upon the particular application, we recommend that a  $\pm 10\%$  variation be allowed. I<sub>CC</sub> at  $V_{CC}$  is obtained from the data sheet for the particular IC. For critical battery-powered applications, the value of I<sub>CC</sub> can be linearly derated for any desired  $V_{CC}$ : for example, at  $V_{CC} = 2 V$ , use one-third of the limits shown in Table 1 for 74HC ICs.

### Calculating 74HCT quiescent power dissipation

Assume that an LSTTL IC with an output duty factor of 0,5 is switching one gate input in a 74HCT11 (triple 3-input AND gate) with a 5 V supply and an ambient temperature of 25 °C. Quiescent power dissipation is calculated from:

$$P_{\Omega HCT} = V_{CC}(I_{CC} + \delta \Delta I_{CC})$$
 (2)

where  $\delta$  = switching duty factor.

 $\Delta I_{CCmax}$  is calculated on a unit-load basis from the part of the data sheet reproduced in Table 2:

 $\Delta I_{CCmax} = 360 \,\mu\text{A}$  per input pin x 1 pin x 0,5 unit-load coefficient = 180  $\mu\text{A}$ .

Inserting this current and the values for V<sub>CC</sub> (5,5 V), I<sub>CC</sub> =  $2\mu A$  from Table 2, and  $\delta$  (0,5) into equation (2) gives:

$$P_{QHCT} = 5.5 \text{ V} [2 \mu \text{A} + (0.5 \times 180 \mu \text{A})] = 506 \mu \text{W}.$$

This is only 2% of the 25,5 mW maximum quiescent power that would be dissipated by the equivalent LSTTL IC. Furthermore, as previously stated, the  $\Delta$ I<sub>CC</sub> of 360  $\mu$ A per input pin quoted in Table 2 for the 74HCT11 IC is based on a worst-case HIGH input level of V<sub>CC</sub> – 2,1 V. In a typical application, the TTL HIGH input level driving the IC would be much higher than this, resulting in a reduction of  $\Delta$ I<sub>CC</sub> by an order of magnitude.

If all the inputs of a 74HCT IC are driven by 74HC or equivalent CMOS outputs, the input levels are such that the additional quiescent supply current  $\Delta I_{CC}$  is so small that it can be omitted from 74HCT power dissipation calculations. 74HC quiescent power dissipation equation (1) can then be used to calculate 74HCT quiescent power dissipation.

#### DYNAMIC POWER DISSIPATION

Unlike quiescent power dissipation, dynamic power dissipation is calculated in the same manner for both 74HC and 74HCT ICs. All equations presented here for dynamic power dissipation are therefore applicable to both 74HC and 74HCT ICs.

Three factors influence the dynamic power dissipation of HCMOS ICs. They are load capacitance, internal capacitance and switching transient currents (through-currents of transistor pairs when both transistors momentarily conduct during logic level transitions).

TABLE 2
Specification of ICC, $\Delta$ ICC and unit load coefficient for 74HCT11 triple 3-input AND gate

symbol	parameter	T <sub>amb</sub> (°C)								test conditions		
		74HCT								.,	.,	-41
		+25			-40 to +85		-40 to +125		unit	V <sub>CC</sub>	٧Į	other
		min.	typ.	max.	min.	max.	min.	max.				
Icc	quiescent supply current			2,0		20,0		40,0	μΑ	5,5	VCC or GND	10 = 0
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μΑ	4,5 to 5,5	V <sub>CC</sub> -2,1 V	other inputs at V <sub>CC</sub> or GND: I <sub>O</sub> = 0

#### Note:

The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given here.
 To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in table below.


input	unit load coefficient					
nA, nB, nC	0,5					

#### Load capacitance

The first contribution to dynamic power dissipation is caused by the charging and discharging of external capacitive loads. Figure 4 illustrates an HCMOS inverter with a capacitive load and, together with the following equations, will help to illustrate how load capacitance consumes power. The energy dissipated (joules) in charging and discharging the capacitive load is:

$$P_{CL}t = C_L V_{CC}^2$$
 (3)

where  $t=1/f_{O}$  and  $C_{L}=$  total external load capacitance due to interconnections, driven inputs and any sockets that are used.



The dynamic power dissipation due to capacitive loads is therefore:

$$P_{CL} = C_L V_{CC}^2 f_0$$
 (4)

Equation (4) is only applicable if all the outputs are switching the same load. If they are not, the equation becomes:

$$P_{CI} = \Sigma (C_1 V_{CC}^2 f_0)$$
 (5)


For multiple output ICs, it is important to calculate with the appropriate output frequency. For example, at either output from a flip-flop,  $f_0 = f_1/2$ ; for a 7-stage binary ripple counter (type 74HC/HCT4024),  $f_0$  is halved for each successive output stage so that  $f_0 = f_1/64$  for the final output stage.

### Internal capacitance

All MOS logic ICs have internal parasitic capacitance caused by diode junctions, MOS transistor structures, and the aluminium and polysilicon interconnections. It has the same effect as external capacitive loads, and its magnitude depends on the complexity of the circuit.

HCMOS ICs are manufactured with a self-aligned polysilicon gate process ( $3\mu m$  gate length) and local oxidation to reduce internal capacitance by minimising gate-to-source

and gate-to-drain capacitances. The junction capacitances, which are proportional to junction area, are smaller than those in HE4000B CMOS ICs because the diffusions are shallower. Figure 5 shows the location of the capacitances in a 74HC inverter.



For power dissipation calculation purposes, the total load caused by internal capacitances and by switching transient currents is defined as a single effective internal no-load power dissipation capacitance Cpp. It is defined in the data sheet for each HCMOS IC on a 'per function' basis and, where appropriate, it is also separately specified for each different logic function (e.g. gate or flip-flop) within an IC. This allows more accurate power dissipation calculations to be made if logic functions within the same IC are operating at different frequencies.

The published figure for CPD is valid for the worst-case operating mode under typical operating conditions. For example, in the case of a NAND gate, the state of the inputs is assumed to be such that the output is changing state; for a shift register or D-type flip-flop, it is assumed that alternately HIGH/LOW data is being clocked in. The specified value for CpD however is a typical one; nevertheless, some protection will already be built-in to dynamic power dissipation calculations because the assumed worst-case operating modes don't always occur. Although we're not yet prepared to officially publish a maximum value for CpD, a rough guide would be to increase the published figure by 50% for worst-case calculations. The method of measuring CpD is explained in the chapter "User Guide".

#### Switching transient currents

The final factor that contributes to the dynamic power dissipation of HCMOS is internal switching transient currents. When the output of a basic HCMOS inverter as shown in Fig.6(a) changes state, either from a logic "1" to a logic "0" or vice-versa, there is a brief period during which both transistors conduct. This creates a temporary low-resistance path between VCC and GND as shown in

Fig.6(b). In this transistory state, additional supply current ( $\Delta I_{\hbox{\footnotesize{ICC}}}$ ) flows and power is dissipated, so input rise and fall times should be kept short. The average value of this transient current increases linearly with increasing switching frequency. In other words, power dissipation due to switching (like power dissipation due to internal capacitance) increases linearly with increasing switching frequency. However, since it is small compared to the power dissipation due to internal capacitance, its effect is included in the published value of power dissipation capacitance (CPD) which has discussed under the previous heading.




Fig.6 When an HCMOS inverter changes state, both input transistors momentarily conduct: (a) inverter input structure; (b) equivalent circuit when the input level is between logic levels

### Total dynamic power dissipation

Since Cpp represents the load imposed by both internal capacitance and switching transient currents, the total dynamic power dissipation due to these factors is:

$$P_{DYN} = C_{PD}V_{CC}^2f_i$$
 (6)

The total dynamic power dissipation of HCMOS ICs is obtained by adding equation (6) to the power dissipation due to the total external capacitive load (equation 5) and is given by:

$$P_D = C_{PD}V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$$
 (7)

# CALCULATING TOTAL POWER DISSIPATION FOR 74HC AND 74HCT ICs

Total HCMOS power dissipation is a summation of the appropriate quiescent and dynamic power dissipation formulae previously described.

For 74HC/HCT ICs driven by CMOS levels:

$$P_{tot} = V_{CC}I_{CC} + C_{PD}V_{CC}^2f_i + \Sigma (C_LV_{CC}^2f_o)$$
 (8)

For 74HCT ICs driven by TTL:

$$P_{tot} = V_{CC}(I_{CC} + \delta \Delta I_{CC}) + C_{PD}V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$$
 (9)

January 1986 10-14

# POWER DISSIPATION IN OSCILLATORS AND ONE-SHOTS

The information presented so far is only valid for ICs switching rapidly between logic levels. Additional quiescent supply current  $\Delta$ ICC is greater for one-shots, oscillators and gates arranged as oscillators because, in these applications, the input slowly passes through the switching threshold (typically 50%VCC for 74HC ICs and 28%VCC for 74HCT ICs) causing flow-through current as shown in Fig.2.

# POWER DISSIPATION COMPARISON BETWEEN HCMOS, LSTTL AND ALSTTL

In any IC, there is a balance between speed and power dissipation. LSTTL logic is relatively fast but the quiescent power dissipated by its bipolar circuitry is considerable. ALSTTL improves upon LSTTL by using advanced wafer fabrication techniques and smaller geometries. These improvements increase speed and approximately halve the quiescent power dissipation.

CMOS ICs dissipate negligible quiescent power compared with all bipolar TTL logic ICs but, until the development of the HCMOS family, CMOS ICs were relatively slow. Use of advanced wafer fabrication techniques and smaller geometries has now made it possible for HCMOS to match the speed of LSTTL and yet retain the substantial power savings afforded by CMOS. Figure 7 shows the speed-power products for today's most popular logic IC technologies.

Figures 8 and 9 compare the dynamic power dissipation of SSI and MSI for 74HC, and LSTTL ICs. These graphs show that 74HC ICs maintain their power dissipation advantages for switching frequencies up to several MHz. This is because power is only dissipated during switching. The constant, frequency-independent power dissipation exhibited by LSTTL ICs is caused by the many bipolar transistors that continuously conduct.

Figures 8 and 9 also show that, as device complexity increases, the frequency at which HCMOS ICs dissipate the same amount of power as LSTTL ICs also increases. This is because, as LSTTL complexity increases, there are more resistive paths between VCC and GND which carry more quiescent bias current and thus cause more quiescent power dissipation. HCMOS ICs also dissipate more quiescent power as their complexity increases, but the leakage currents which cause it are so small that it can be ignored.

The power dissipation of the different logic IC technologies is translated into total system power as a function of frequency in Fig.10 which is for a small system consisting of one gate and two flip-flops. The graph shows that HCMOS also dissipates substantially less power than LSTTL at the system level.




Fig.7 Speed/power products for the most popular logic IC technologies




Fig.8 Total power dissipation as a function of switching frequency for gates





Fig.9 Total power dissipation as a function of frequency for a dual flip-flop with one of the flip-flops toggling

## **Power Dissipation**



#### INFLUENCE OF HCMOS ICs ON APPLICATIONS

a small system comprising one gate and two flip-flops

The significantly lower power dissipation in an HCMOS logic system, compared with its LSTTL or ALSTTL equivalent, is the primary reason why HCMOS ICs should be used for new system designs and to replace LSTTL or ALSTTL ICs in many existing designs where power consumption and/or dissipation is a problem.

For new designs, HCMOS is the only suitable family of logic ICs for battery-powered portable personal computers. The use of HCMOS is the major trend in personal computers using all CMOS microprocessors, RAMs, ROMs, and peripherals. All CMOS designs can be powered-down to 2 V standby to extend battery life.


For non-portable equipment, the use of HCMOS logic and CMOS LSI is also preferred because it not only reduces power dissipation, but also significantly reduces, in order of priority, cost, size, and weight. Cost reductions stem from major reductions of power supply current and regulation, cooling fans, heatsinks, and copper buses.

An equally powerful motivating force for using HCMOS logic ICs with their lower power dissipation is the inherent and proven increase of component and equipment reliability. Equipment life is considerably extended because IC junction temperatures are much reduced and other components are exposed to lower ambient temperatures.


# **Signetics**

# Section 11 Package Outlines


**HCMOS Products** 



#### **DH1 PLASTIC SO-14**




#### **DJ1 PLASTIC SO-16**




11


### **DJ2 PLASTIC SOL-16**




#### **DL2 PLASTIC SOL-20**




#### **DN2 PLASTIC SOL-24**




#### **DQ2 PLASTIC SOL-28**




#### NH1 14-PIN PLASTIC DIP




### NJ1 16-PIN PLASTIC DIP



#### **NL1 20-PIN PLASTIC DIP**




#### NN3 24-PIN PLASTIC DIP (L)



11

#### NQ3 28-PIN PLASTIC DIP



# Signetics

Section 12 Sales Offices

**HCMOS Products** 



#### **HCMOS Products**

SIGNETICS **HEADQUARTERS** 

811 East Argues Avenue P.O. Box 3409 Sunnyvale.

California 94088-3409 Phone: (408) 991-2000

ALABAMA Huntsville

Phone: (205) 830-4001

**ARIZONA** Phoenix

Phone: (602) 265-4444

**CALIFORNIA** Canoga Park

Phone: (818) 340-1431

Irvine

Phone: (714) 833-8980 (213) 588-3281

Los Angeles

Phone: (213) 670-1101

San Diego

Phone: (619) 560-0242

Sunnyvale

Phone: (408) 991-3737

**COLORADO** 

Aurora Phone: (303) 751-5011

CONNECTICUT

**Brookfield** 

Phone: (203) 775-6888

**FLORIDA** Clearwater

Phone: (813) 796-7086

Ft. Lauderdale

Phone: (305) 486-6300

**GEORGIA** 

Atlanta

Phone: (404) 953-0067

ILLINOIS

Itasca

Phone: (312) 250-0050

INDIANA Kokomo

Phone: (317) 453-6462

KANSAS

Overland Park

Phone: (913) 469-4005

MARYLAND Glen Burnie

Phone: (301) 787-0220

MASSACHUSETTS

Littleton

Phone: (617) 486-8411

**MICHIGAN** 

Farmington Hills Phone: (313) 476-1610

MINNESOTA

Edina

Phone: (612) 835-7455

**NEW JERSEY** 

**Parsippany** Phone: (201) 334-4405

**NEW YORK** Hauppauge

Phone: (516) 348-7877

Liverpool

Phone: (315) 451-5470

Wappingers Falls

Phone: (914) 297-4074

NORTH CAROLINA

Carv

Phone: (919) 481-0400

OHIO

Worthington

Phone: (614) 888-7143

OREGON

Portland

Phone: (503) 297-5592

**PENNSYLVANIA** 

Horsham

Phone: (215) 443-5500

**TENNESSEE** 

Greeneville Phone: (615) 639-0251

**TEXAS** Austin

Phone: (512) 339-9944

Richardson

Phone: (214) 644-3500

CANADA

SIGNETICS CANADA, LTD. Etobicoke, Ontario

Phone: (416) 626-6676

Nepean, Ontario

Signetics, Canada, Ltd. Phone: (613) 726-9576

REPRESENTATIVES

ARIZONA Scottsdale

Thom Luke Sales, Inc. Phone: (602) 941-1901

**CALIFORNIA** 

Los Gatos

Magna Sales, Inc. Phone: (408) 354-1626

Santa Clara

Magna Sales

Phone: (408) 727-8753

San Diego

Mesa Engineering Phone: (619) 278-8021

CONNECTICUT Brookfield

> Kanan Associates Phone: (203) 775-0494

ILLINOIS

**Hoffman Estates** Micro-Tex, Inc.

Phone: (312) 382-3001

**KANSAS** Kansas City

B.C. Electronic Sales Phone: (913) 342-1211

B.C. Electronic Sales Phone: (316) 722-0104

MARYLAND

Columbia Delta III

Phone: (301) 730-4700

MASSACHUSETTS **Needham Heights** 

Kanan Associates Phone: (617) 449-7400

MICHIGAN

**Bloomfield Hills** Enco Marketing Phone: (313) 642-0203

**MINNESOTA** Eden Prairie

> High Technology Sales Phone: (612) 944-7274

MISSOURI **Bridgeton** 

B.C. Electronic Sales Phone: (314) 291-1101

**NEW JERSEY** East Hanover

> Emtec Sales, Inc. Phone: (201) 428-0600

**NEW MEXICO** Albuquerque

> F.P. Sales Phone: (505) 345-5553

**NEW YORK** Ithaca

Bob Dean, Inc.

Phone: (607) 257-1111

Melville

Emtec Sales, Inc. Phone: (516) 752-1630

**OKLAHOMA** 

Tuisa

Jerry Robinson and Associates Phone: (918) 665-3562

OREGON Hillsboro

Western Technical Sales Phone: (503) 640-4621

**PENNSYLVANIA** 

Horsham Delta Technical Sales Inc. Phone: (215) 443-5503

Pittsburgh

Covert & Newman Phone: (412) 531-2002

**TEXAS** Houston

OM Sales

Phone: (713) 789-4426

UTAH Salt Lake City

> Electrodyne Phone: (801) 486-3801

WASHINGTON

Western Technical Sales Phone: (206) 641-3900

Spokane

Bellevue

Western Technical Sales Phone: (509) 922-7600

12 - 3January 1986

WISCONSIN Waukesha

> Micro-Tex, Inc. Phone: (414) 542-5352

CANADA

Nepean, Ontario Tech-Trek, Ltd.

Phone: (613) 564-0049

Pointe Claire, Quebec

Tech-Trek, Ltd. Phone: (514) 697-3385

Rexdale, Ontario

Tech-Trek, Ltd. Phone: (416) 674-1717

Richmond, B.C.

Tech-Trek, Ltd. Phone: (604) 271-3149

Winnipeg, Manitoba

Tech-Trek, Ltd. Phone: (204) 222-1321

**DISTRIBUTORS** 

ALABAMA

Huntsville

Hamilton/Avnet Electronics Phone: (205) 837-7210 Schweber Electronics Phone: (205) 882-2200

ARIZONA

**Phoenix** 

Schweber Electronics Phone: (602) 997-4874 Wyle LEMG Phone: (602) 249-2232

Tempe

Arrow Electronics Phone: (602) 968-4800 Hamilton/Avnet Electronics Phone: (602) 231-5100

CALIFORNIA Calabasas

Wyle LEMG

Phone: (818) 880-9000

Canoga Park

Schweber Electronics Phone: (818) 999-4702

Chatsworth

Anthem Electronics Phone: (818) 700-1000 Arrow Electronics Phone: (818) 701-7500 Avnet Electronics Phone: (818) 700-2600 Hamilton/Avnet Electronics Phone: (818) 700-6500 Costa Mesa

Avnet Electronics Phone: (714) 754-6111 Hamilton Electro Sales Phone: (714) 641-4100

**Culver City** 

Hamilton Electro Sales Phone: (213) 558-2121

Garden Grove

Wyle LEMG Computer Products

Phone: (714) 891-1717

Gardena

Schweber Electronics Phone: (213) 327-8409

Hayward

Arrow Electronics Phone: (415) 487-4600

Irvine

Anthem Electronics Phone: (714) 768-4444 Schweber Electronics Phone: (714) 863-0200 Wyle LEMG Phone: (714) 863-1611

Ontario

Hamilton/Avnet Electronics Phone: (714) 989-4602

Rancho Cordova

Wyle LEMG Phone: (916) 638-5282

Sacramento

Hamilton/Avnet Electronics Phone: (916) 925-2216 Schweber Electronics Phone: (916) 929-9732

San Diego

Anthem Electronics
Phone: (619) 453-4871
Arrow Electronics
Phone: (619) 565-4800
Hamilton/Avnet Electronics
Phone: (619) 571-7510
Schweber Electronics
Phone: (619) 450-0454
Wyle LEMG
Phone: (619) 565-9171

San Jose

Anthem Electronics Inc. Phone: (408) 946-8000 Schweber Electronics Phone: (408) 946-7171

Santa Clara

Wyle LEMG Phone: (408) 727-2500 Sunnyvale

Arrow Electronics Phone: (408) 745-6600 Hamilton/Avnet Electronics Phone: (408) 743-3355

Tustin

Arrow Electronics Phone: (714) 838-5422

Woodland Hills

Avnet Electronics Phone: (818) 700-2600

COLORADO

Aurora

Arrow Electronics Phone: (303) 696-1111

Denver

Wyle Distribution Group Phone: (303) 457-9953

**Englewood** 

Anthem Electronics Phone: (303) 790-4500 Hamilton/Avnet Electronics Phone: (303) 779-9998 Schweber Electronics Phone: (303) 799-0258

Thornton

Wyle LEMG Phone: (303) 457-9953

CONNECTICUT Danbury

Hamilton/Avnet Electronics Phone: (203) 797-2800 Schweber Electronics Phone: (203) 748-7080

Meriden

Lionex Corp. Phone: (203) 237-2282

Wallingford

Arrow Electronics Phone: (203) 265-7741

FLORIDA

Altomont Springs Schweber Electronics

Phone: (305) 331-7555

Deerfield Beach

Arrow Electronics Phone: (305) 429-8200

Ft. Lauderdale

Hamilton/Avnet Electronics Phone: (305) 971-2900

Hollywood

Schweber Electronics Phone: (305) 927-0511

Palm Bay

Arrow Electronics Phone: (305) 725-1480 St. Petersburg

Hamilton/Avnet Electronics Phone: (813) 576-3930

Winter Park

Hamilton/Avnet Electronics Phone: (305) 628-3888

GEORGIA Norcross

Arrow Electronics

Phone: (404) 449-8252 Hamilton/Avnet Electronics Phone: (404) 447-7507 Schweber Electronics Phone: (404) 449-9170

ILLINOIS Elk Grove

Schweber Electronics

Phone: (312) 364-3750

Schaumburg

Arrow Electronics Phone: (312) 397-3440

Bensenville

Hamilton/Avnet Electronics Phone: (312) 860-7700

INDIANA Carmel

> Hamilton/Avnet Electronics Phone: (317) 844-9333

Indianapolis

Arrow Electronics Phone: (317) 243-9353

IOWA

Cedar Rapids

Hamilton/Avnet Electronics Phone: (319) 362-4757 Schweber Electronics Phone: (319) 373-1417

KANSAS

Overland Park

Hamilton/Avnet Electronics Phone: (913) 888-8900 Schweber Electronics Phone: (913) 492-2921

MARYLAND Columbia

Arrow Electronics
Phone: (301) 995-0003
Hamilton/Avnet Electronics
Phone: (301) 995-3500
Lionex Corp.

Phone: (301) 964-0040 **Gaithersburg** 

Schweber Electronics Phone: (301) 840-5900

#### MASSACHUSETTS

#### Wilmington

Lionex Corp. Phone: (617) 657-5170 Schweber Electronics Phone: (617) 275-5100

#### Woburn

Arrow Electronics Phone: (617) 933-8130 Hamilton/Avnet Electronics Phone: (617) 273-7500

## MICHIGAN

#### Ann Arbor

Arrow Electronics Phone: (313) 971-8220

#### **Grand Rapids**

Hamilton/Avnet Electronics Phone: (616) 243-8805

#### Livonia

Hamilton/Avnet Electronics Phone: (313) 522-4700 Schweber Electronics Phone: (313) 525-8100

#### MINNESOTA **Edina**

Arrow Electronics Phone: (612) 830-1800 Schweber Electronics Phone: (612) 941-5280

#### Minnetonka

Hamilton/Avnet Electronics Phone: (612) 932-0600

#### MISSOURI Earth City

Hamilton/Avnet Electronics Phone: (314) 344-1200 Schweber Electronics Phone: (314) 739-0526

#### St. Louis

Arrow Electronics Phone: (314) 567-6888

#### **NEW HAMPSHIRE** Manchester

Arrow Electronics Phone: (603) 668-6968 Hamilton/Avnet Electronics Phone: (603) 624-9400 Schweber Electronics Phone: (603) 625-2250

#### **NEW JERSEY** Cherry Hill

Hamilton/Avnet Electronics Phone: (609) 424-0100

#### Fairfield

Arrow Electronics Phone: (201) 575-5300 Hamilton/Avnet Electronics Phone: (201) 575-3390 Lionex Corporation Phone: (201) 227-7960 Schweber Electronics Phone: (201) 227-7880

#### Mariton

Arrow Electronics Phone: (609) 596-8000

## **NEW MEXICO**

### Albuguergue

Hamilton/Avnet Electronics Phone: (505) 765-1500 Arrow Electronics Phone: (505) 243-4566

#### **NEW YORK** Buffalo

Summit Distributors

#### **East Syracuse**

Hamilton/Avnet Electronics Phone: (315) 437-2641

Phone: (716) 887-2800

#### Hauppauge, L.I.

Arrow Electronics Phone: (516) 231-1000 Hamilton/Avnet Electronics Phone: (516) 231-9800 Lionex Corp. Phone: (516) 273-1660

#### Liverpool

Arrow Electronics Phone: (315) 652-1000

#### Rochester

Arrow Electronics Phone: (716) 427-0300 Hamilton/Avnet Electronics Phone: (716) 475-9130 Schweber Electronics Phone: (716) 424-2222

#### Westbury, L.I.

Schweber Electronics Phone: (516) 334-7474

#### NORTH CAROLINA Raleigh

Arrow Electronics Phone: (919) 876-3132 Hamilton/Avnet Electronics Phone: (919) 878-0810 Schweber Electronics Phone: (919) 876-0000

#### OHIO **Beechwood**

Schweber Electronics Phone: (216) 464-2970

#### Centerville

Arrow Electronics Phone: (513) 435-5563

#### Cleveland

Hamilton/Aynet Electronics Phone: (216) 831-3500

#### Dayton

Hamilton/Avnet Electronics Phone: (513) 439-6700 Schweber Electronics Phone: (513) 439-1800

#### Solon

Arrow Electronics Phone: (216) 248-3990

#### Westerville

Hamilton/Avnet Electronics Phone: (614) 882-7004

#### **OKLAHOMA**

#### Tulsa

Quality Components Phone: (918) 664-8812 Schweber Electronics Phone: (918) 622-8000

#### OREGON Hillsboro

Wyle LEMG Phone: (503) 640-6000

#### Lake Oswego

Anthem Electronics Phone: (503) 684-2661 Hamilton/Avnet Electronics Phone: (503) 635-8831

#### Tigard

Arrow Electronics Phone: (503) 684-1690

#### **PENNSYLVANIA** Horsham

Lionex Corp. Phone: (215) 443-5150 Schweber Electronics Phone: (215) 441-0600

#### Monroeville

Arrow Electronics Phone: (412) 856-7000

#### Pittsburgh

Hamilton/Avnet Electronics Phone: (412) 281-4150 Schweber Electronics Phone: (412) 782-1600

#### **TEXAS** Addison

Quality Components Phone: (214) 733-4300

#### **Austin**

Arrow Electronics Phone: (512) 835-4180 Hamilton/Avnet Electronics Phone: (512) 837-8911 Quality Components Phone: (512) 835-0220 Wyle LEMG

Phone: (512) 834-9957 Schweber Electronics Phone: (512) 458-8253

#### Carrolton

Arrow Electronics Phone: (214) 380-6464

#### Dallas

Schweber Electronics Phone: (214) 661-5010

#### Houston

Arrow Electronics Phone: (713) 530-4700 Hamilton/Avnet Electronics Phone: (713) 780-1771 Schweber Electronics Phone: (713) 784-3600 Wyle LEMG

Phone: (713) 879-9953

Hamilton/Avnet Electronics Phone: (214) 659-4111

### Richardson

Wyle LEMG Phone: (214) 235-9953

#### Sugar Land

Quality Components Phone: (713) 240-2255

#### UTAH Salt Lake City

Anthem Electronics Phone: (801) 973-8555 Arrow Electronics Phone: (801) 972-0404 Hamilton/Avnet Electronics Phone: (801) 972-2800

Wyle LEMG Phone: (801) 974-9953

#### WASHINGTON Bellevue

Arrow Electronics Phone: (206) 643-4800 Hamilton/Avnet Electronics Phone: (206) 453-5844 Wvle LEMG

Phone: (206) 453-8300

### Redmond

Anthem Electronics Phone: (206) 881-0850

## WISCONSIN

#### **Brookfield**

Schweber Electronics Phone: (414) 784-9020

New Berlin

Hamilton/Avnet Electronics Phone: (414) 784-4510

Oak Creek

Arrow Electronics Phone: (414) 764-6600

CANADA Brampton, Ontario

Zentronics, Ltd.

Phone: (416) 451-9600

Burnaby, Vancouver

Hamilton/Avnet Electronics Phone: (604) 272-4242

Calgary, Alberta

Hamilton/Avnet Electronics Phone: (403) 230-3586 Zentronics, Ltd. Phone: (403) 272-1021

Downsview, Ontario

Arrow/Cesco

Phone: (416) 661-0220

Mississauga, Ontario

Hamilton/Avnet Electronics Phone: (416) 677-7432

Montreal, Quebec

Arrow/Cesco

Phone: (514) 735-5511 Zentronics, Ltd. Phone: (514) 735-5361

Nepean, Ontario

Arrow/Cesco Phone: (613) 226-6903 Hamilton/Avnet Electronics Phone: (613) 226-1700

Zentronics, Ltd. Phone: (613) 226-8840

Quebec, Quebec

Arrow/Cesco Phone: (418) 687-4231

Richmond, B.C.

Zentronics, Ltd. Phone: (604) 273-5575

Ville St. Laurent, Quebec

Hamilton/Avnet Electronics Phone: (514) 335-1000 Zentronics, Ltd. Phone: (514) 735-5361

Waterloo

Zentronics, Ltd. Phone: (519) 884-5700

Winnipeg

Zentronics, Ltd. Phone: (204) 775-8661

FOR SIGNETICS **PRODUCTS** WORLDWIDE:

ARGENTINA

Philips Argentina S.A.

**Buenos Aires** Phone: (1) 652-3983

AUSTRALIA Philips Industries Holdings Ltd.

Artarmon, N.S.W.

Phone: (2) 439-3322 AUSTRIA

Osterrichische Philips **Bauelemente** 

Wien

Phone: 43-222-93-26-2

BELGIUM

N.V. Philips & MBLE

Bruxelles

Phone: 32-02-242-7400

BRAZIL Ibrape

Sao Paulo Phone: (11) 211-2600

CHILE

Philips Chilena S.A.

Santiago

Phone: (2) 39-4001

DENMARK Miniwatt A/S

Kobenhavn N.V. Phone: 45-01-69-1622

FINLAND Ov Philips Ab

Helsinki

Phone: 358-1-7271

FRANCE

R.T.C. La Radiotechnique-Compelec

Paris

Phone: 33.1.338.8000

**GERMANY** 

Hamburg

Phone: 49-40-3296-19

GREECE

Philips S.A. Hellenique

Athens

Phone: 9215111

HONG KONG

Philips Hong Kong, Ltd.

Kwai Chung Phone: (0) 245121

INDIA

Philips India & Elect, Ltd.

Bombay

Phone: (22) 212628

INDONESIA

P.T. Philips-Ralin Electronics

Jakarta

Phone: (21) 512572

**IRELAND** 

Philips Electrical Ltd.

Dublin

Phone: 353-1-69-3355

ISRAEL

Rapac Electronics, Ltd.

Tel Aviv

Phone: (3) 477115

ITALY

Philips S.p.A.

Milano

Phone: 39-2-6994

JAPAN Signetics Japan, Ltd.

Tokyo

Phone: 813-230-1521 Osaka

Phone: 816-304-6171

KORFA

Philips Industries (Korea) Ltd.

Seoul

Phone: (2) 794-5011

MEXICO

Electronica S.A. de C.V.

Mexico D.F.

Phone: (721) 61300

**NETHERLANDS** 

Philips Nederland B.V.

Eindhoven Phone: 31-40-79-3333

**NEW ZEALAND** Philips Electrical Ind. Ltd.

Auckland

Phone: (9) 605914

NORWAY

Norsk A/S Philips Oslo

Phone: 47-2-680200

PERU Cadesa

I ima

Phone: (14) 319253

**PHILIPPINES** 

Philips Industrial Dev., Inc.

Makati-Rizal

Phone: (2) 868951

PORTUGAL

Philips Portuguesa SARL

Lisboa Phone: 351-19-68-3121

SINGAPORE

Philips Project Dev. Pte., Ltd.

Singapore

Phone: 350-2538

SOUTH AFRICA

E.D.A.C. (PTY), Ltd.

Joubert Park Phone: (11) 401-4600

**SPAIN** 

Miniwatt S.A.

Barcelona

Phone: 301 63 12

**SWEDEN** 

A.B. Elcoma Stockholm

Phone: 46-08-67-9780

**SWITZERLAND** 

Philips A.G.

Zurich

Phone: 41-01-988-2211

TAIWAN

Philips Taiwan, Ltd.

Taipei

Phone: (2) 712-0500

**THAILAND** Philips Electrical Co.

of Thailand Ltd.

Banakok

Phone: 233-6330-9

TURKEY Turk Philips

Ticaret A.S.

Istanbul Phone: 43 59 10

UNITED KINGDOM

Mullard, Ltd.

London Phone: 44-01-580-6633

UNITED STATES

Signetics International Corp.

Sunnyvale, California Phone: (408) 739-7700



subsidiary of U.S. Philips Corporation

Signetics Corporation 811 E. Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 408/991-2000